JPH06275708A - Electrostatic chuck - Google Patents

Electrostatic chuck

Info

Publication number
JPH06275708A
JPH06275708A JP8919893A JP8919893A JPH06275708A JP H06275708 A JPH06275708 A JP H06275708A JP 8919893 A JP8919893 A JP 8919893A JP 8919893 A JP8919893 A JP 8919893A JP H06275708 A JPH06275708 A JP H06275708A
Authority
JP
Japan
Prior art keywords
susceptor
insulating film
resistor layer
semiconductor wafer
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP8919893A
Other languages
Japanese (ja)
Other versions
JP3072206B2 (en
Inventor
Yoichi Deguchi
洋一 出口
Kenji Ishikawa
賢治 石川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Electron Ltd
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Priority to JP8919893A priority Critical patent/JP3072206B2/en
Publication of JPH06275708A publication Critical patent/JPH06275708A/en
Application granted granted Critical
Publication of JP3072206B2 publication Critical patent/JP3072206B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Jigs For Machine Tools (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

PURPOSE:To provide an electrostatic chuck in which peeling of adhered parts of a susceptor and an insulating film or a resistor layer and the film due to change in thermal expansions or contractions of the susceptor and the layer can be suppressed. CONSTITUTION:An electrostatic chuck for attracting to hold an element 2 to be attracted at a mount surface of a susceptor 10 by an electrostatic force comprises a resistor layer 31 as a mount surface for attracting to mount the element 2 to be attracted, and an insulating film 20 arranged between the layer 31 and the susceptor 10, wherein an adhered part 21 of the film 20 to the layer 31 is formed to be asymmetrical to an adhered part 22 of the film 20 to the susceptor 10.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は静電チャックに関する。FIELD OF THE INVENTION This invention relates to electrostatic chucks.

【0002】[0002]

【従来の技術】従来の被吸着体、例えば被処理体として
の半導体ウエハ等を静電力で吸着保持する静電チャック
としては、サセプタの上部の略全面に絶縁膜としてのポ
リミドフィルムの一方の面をポリミド系の接着剤により
接着し、サセプタと反対側のポリミドフィルムの他方の
面を半導体ウエハを吸着載置する載置面としての抵抗体
層の半導体ウエハの非載置面側の略全面にポリミド系の
接着剤により接着し、絶縁膜とサセプタの接着部と、絶
縁膜と抵抗体層の接触部は絶縁膜を挟んで略対称に接着
され構成されていた。また、半導体ウエハの吸着保持
は、抵抗体層側の下面に設けられた電極板に直流電源を
印加し、半導体ウエハと抵抗体層の接触電位差により、
半導体ウエハを抵抗体層の吸着保持面に静電力で吸着保
持していた。
2. Description of the Related Art As a conventional electrostatic chuck for attracting and holding an object to be attracted, for example, a semiconductor wafer as an object to be treated by electrostatic force, one surface of a polyimide film as an insulating film is formed on substantially the entire upper surface of a susceptor. Is adhered with a polyimide adhesive, and the other surface of the polyimide film opposite to the susceptor is attached to the substantially entire surface of the non-mounting surface side of the semiconductor wafer of the resistor layer as a mounting surface for adsorbing and mounting the semiconductor wafer. The polyimide film and the susceptor are bonded to each other with a polyimide adhesive, and the contact part between the insulating film and the resistor layer is bonded substantially symmetrically with the insulating film sandwiched therebetween. Further, in order to hold the semiconductor wafer by suction, a DC power source is applied to the electrode plate provided on the lower surface of the resistor layer side, and the contact potential difference between the semiconductor wafer and the resistor layer causes
The semiconductor wafer was held by suction on the suction holding surface of the resistor layer by electrostatic force.

【0003】[0003]

【発明が解決しようとする課題】しかしながら、サセプ
タは冷却手段により適宜冷却温度、例えば−10℃以下
に冷却され、このサセプタの冷却にともない被吸着体、
例えば被処理体としての半導体ウエハを吸着載置する載
置面としての抵抗体層も絶縁膜を介してサセプタと略同
等の温度に冷却され、抵抗体層の載置面側に吸着保持さ
れる半導体ウエハも略同等の温度に冷却される。ここ
で、サセプタ、例えば導電性の金属としてのAlと抵抗
体層、例えば炭化ケイ素(SiC)の線膨張率の違いに
より、サセプタと抵抗体層間に着設された絶縁膜に歪み
を生じ、サセプタと絶縁膜間の接着部及び抵抗体層と絶
縁膜間の接着部が剥がれてしまうという問題があった。
また、抵抗体層と絶縁膜間の接着部が剥がれてしまう
と、その剥がれた部分に温度の経時変化にともない結露
が生じ水分が溜まり、抵抗体層に設けられた電極板を腐
食させ、さらに静電チャックの吸着力を低下させてしま
うという問題があった。また、サセプタと絶縁膜間の接
着部及び抵抗体層と絶縁膜間の接着部が剥がれてしまう
と、抵抗体層の半導体ウエハを載置する載置面の水平度
を保つことができなくなるという問題があった。さら
に、抵抗体層の半導体ウエハを載置する載置面の水平度
を保つことができなくなると、半導体ウエハを処理する
際、均一に処理できなくなり、半導体ウエハ上に形成さ
れたデバイスの歩留りを低下させるという問題があっ
た。
However, the susceptor is appropriately cooled to a cooling temperature, for example, -10 ° C. or lower by the cooling means, and the adsorbed body is cooled by the cooling of the susceptor.
For example, a resistor layer as a mounting surface on which a semiconductor wafer as an object to be processed is sucked and mounted is also cooled to a temperature substantially equal to that of the susceptor through an insulating film, and sucked and held on the mounting surface side of the resistor layer. The semiconductor wafer is also cooled to substantially the same temperature. Here, due to the difference in linear expansion coefficient between the susceptor, for example, Al as a conductive metal, and the resistor layer, for example, silicon carbide (SiC), the insulating film attached between the susceptor and the resistor layer is distorted and the susceptor is distorted. There is a problem that the adhesive portion between the insulating film and the insulating film and the adhesive portion between the resistor layer and the insulating film are peeled off.
Further, when the adhesive portion between the resistor layer and the insulating film is peeled off, dew condensation occurs in the peeled portion as the temperature changes with time, water is accumulated, and the electrode plate provided on the resistor layer is corroded. There is a problem that the attraction force of the electrostatic chuck is reduced. Further, if the adhesive part between the susceptor and the insulating film and the adhesive part between the resistor layer and the insulating film are peeled off, it becomes impossible to maintain the levelness of the mounting surface on which the semiconductor wafer of the resistor layer is mounted. There was a problem. Furthermore, if it becomes impossible to maintain the levelness of the mounting surface on which the semiconductor wafer of the resistor layer is mounted, it becomes impossible to uniformly process the semiconductor wafer, and the yield of devices formed on the semiconductor wafer will be reduced. There was a problem of lowering it.

【0004】本発明の目的は、サセプタと抵抗体層の熱
膨張又は熱収縮の変化によるサセプタと絶縁膜又は抵抗
体層と絶縁膜のそれぞれの接着部の剥離を抑制すること
ができる静電チャックを提供することにある。
An object of the present invention is to hold an electrostatic chuck capable of suppressing the peeling of the adhesive portion between the susceptor and the insulating film or between the resistor layer and the insulating film due to the change in thermal expansion or contraction of the susceptor and the resistive layer. To provide.

【0005】[0005]

【課題を解決するための手段】本発明は、サセプタの載
置面に被吸着体を静電気力で吸着保持するための静電チ
ャックにおいて、前記被吸着体を吸着載置する載置面と
しての抵抗体層と、この抵抗体層と前記サセプタとの間
に配設された絶縁膜とを備え、この絶縁膜と前記抵抗体
層の接着部と、前記絶縁膜と前記サセプタの接着部とは
非対称に構成されたものである。
SUMMARY OF THE INVENTION The present invention is an electrostatic chuck for attracting and holding an object to be adsorbed on a placing surface of a susceptor by electrostatic force, as a placing surface for adsorbing and placing the object to be attracted. A resistor layer; and an insulating film disposed between the resistor layer and the susceptor, wherein the insulating film and the resistor layer are bonded together, and the insulating film and the susceptor are bonded together. It is asymmetrical.

【0006】[0006]

【作用】本発明は、絶縁膜と抵抗体層の接着部と、絶縁
膜とサセプタの接着部とは非対称に構成したので、サセ
プタと抵抗体層の熱膨張又は熱収縮長が生じても、絶縁
膜と抵抗体層の接着部と、絶縁膜とサセプタの接着部と
はサセプタと抵抗体層の熱膨張又は熱収縮長の変化が干
渉しないのでサセプタと絶縁膜又は抵抗体層と絶縁膜の
それぞれの接着部の剥離を抑制することができる。
According to the present invention, since the adhesive portion between the insulating film and the resistor layer and the adhesive portion between the insulating film and the susceptor are asymmetrical, even if thermal expansion or thermal contraction length of the susceptor and the resistor layer occurs, Since the change in the thermal expansion or contraction length of the susceptor and the resistor layer does not interfere with the adhesive part between the insulating film and the resistor layer and the adhesive part between the insulating film and the susceptor, the susceptor and the insulator film or the resistor layer and the insulator film are not It is possible to suppress peeling of each adhesive portion.

【0007】[0007]

【実施例】以下、本発明の詳細を、プラズマエッチング
装置に適用した一実施例により添付図面に基づいて詳述
する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS The details of the present invention will be described below with reference to the accompanying drawings by an embodiment applied to a plasma etching apparatus.

【0008】図1〜図3に示すように、処理容器1、例
えば導電性のアルミニウムよりなる容器の外側壁に被吸
着体としての被処理体、例えば半導体ウエハ2を前記処
理容器1内に搬入又は搬出するための開口部3が設けら
れ、この開口部3の外側壁には、気密にシールする封止
体、例えばOリングを介して開閉可能なゲートバルブ4
が設けられるとともに、このゲートバルブ4を介して前
記処理容器1に、図示しないロードロック室が布設さ
れ、このロードロック室内に設けられた図示しない搬送
装置により前記半導体ウエハ2を前記処理容器1に搬入
又は搬出するようウエハ搬送系が構成されている。
As shown in FIGS. 1 to 3, an object to be treated as an object to be adsorbed, for example, a semiconductor wafer 2 is carried into the processing container 1 on an outer wall of a processing container 1, for example, a container made of conductive aluminum. Alternatively, an opening 3 for carrying out is provided, and a gate valve 4 that can be opened and closed via a sealing body that hermetically seals, for example, an O-ring, is provided on the outer wall of the opening 3.
And a load lock chamber (not shown) is laid in the processing container 1 via the gate valve 4, and the semiconductor wafer 2 is transferred to the processing container 1 by a transfer device (not shown) provided in the load lock chamber. A wafer transfer system is configured to carry in or carry out.

【0009】また、前記処理容器1の内部の底面中央部
には導電性部材、例えばアルミニウム等の金属(Alの
線熱膨張率;略23×10-6(cm/cm/℃))より
なる前記サセプタ10を冷却する冷却手段としての、例
えば円柱形状のサセプタ支持台5が配設されている。こ
のサセプタ支持台5の内部には冷却媒体、例えば液体窒
素を溜める冷媒ジャケット6が形成され、この冷媒ジャ
ケット6には前記液体窒素を冷媒ジャケット6に導入す
るための導入管7と冷媒ジャケット6より前記液体窒素
の気化したN2 を排出するための排出管8がそれぞれ前
記処理容器1の底面に気密かつ絶縁に貫通され設け、前
記サセプタ10を冷却するよう構成されている。さら
に、前記液体窒素を前記冷媒ジャケット6における熱冷
却により、前記サセプタ10を介して前記半導体ウエハ
2の温度を、例えば0°C〜−120°Cに図示しない
温度調整装置により適宜設定可能に制御するよう構成さ
れている。また、前記サセプタ支持台5の上部には、下
部電極としての導電性部材、例えばアルミニウム等の金
属よりなるサセプタ10が図示しないボルトにより取付
けられるよう構成されており、また、前記サセプタ10
はブロッキング・コンデンサ11を介して高周波、例え
ば13.56MHzまたは40MHz等の高周波電源1
2と接続され、また、前記サセプタ支持台5及びサセプ
タ10には、伝熱媒体、例えば不活性ガスとしてのHe
ガス、または、このHeガスが前記半導体ウエハ2を処
理する際、処理ガスとの混合が好ましくない場合は、前
記半導体ウエハ2を処理する処理ガスと同等のガスを前
記半導体ウエハ2の裏面に供給する供給管14に接続さ
れた孔部、例えば貫通孔13が形成されている。
Further, a conductive member, for example, a metal such as aluminum (a coefficient of linear thermal expansion of Al; approximately 23 × 10 −6 (cm / cm / ° C.)) is formed in the center of the bottom surface inside the processing container 1. For example, a columnar susceptor support 5 is provided as cooling means for cooling the susceptor 10. A coolant jacket 6 for accumulating a cooling medium, for example, liquid nitrogen, is formed inside the susceptor support 5. The coolant jacket 6 includes an introduction pipe 7 and a coolant jacket 6 for introducing the liquid nitrogen into the coolant jacket 6. Exhaust pipes 8 for exhausting the vaporized N 2 of liquid nitrogen are provided in the bottom surface of the processing container 1 in an airtight and insulating manner to cool the susceptor 10. Further, the liquid nitrogen is thermally cooled in the coolant jacket 6 to control the temperature of the semiconductor wafer 2 via the susceptor 10 to be appropriately settable to, for example, 0 ° C. to −120 ° C. by a temperature adjusting device (not shown). Is configured to. Further, a conductive member as a lower electrode, for example, a susceptor 10 made of a metal such as aluminum is attached to the upper part of the susceptor support 5 by a bolt (not shown).
Is a high frequency power source 1 of high frequency, for example, 13.56 MHz or 40 MHz via the blocking capacitor 11.
2 is connected to the susceptor support 5 and the susceptor 10 by a heat transfer medium such as He as an inert gas.
Gas, or when this He gas is not desirable to mix with the processing gas when processing the semiconductor wafer 2, a gas equivalent to the processing gas for processing the semiconductor wafer 2 is supplied to the back surface of the semiconductor wafer 2. A hole portion, for example, a through hole 13 connected to the supply pipe 14 is formed.

【0010】また、図1及び図2に示すように、前記サ
セプタ10の上部には絶縁層20、例えばポリミドフィ
ルム製のシート(ポリミドフィルムの線熱膨張率;略2
0〜22×10-6(cm/cm/℃))が接着されると
共に、この絶縁層20の上面には導電ペースト、例えば
銀又は銅製のペーストよりなる電極30が下面に塗着さ
れた抵抗体層31が接着されており、この抵抗体層31
の上部に前記半導体ウエハ2が載置されるよう構成され
ている。また、前記抵抗体層31は、絶縁体と導電体と
の間の抵抗値、具体的には、例えば1×106Ω-1cm
-1以上、1×1012Ω-1cm-1以下の体積抵抗率を有
する半導体、例えば炭化ケイ素(SiC)(SiCの線
熱膨張率;略3.0〜4.0×10-6(cm/cm/
℃))よりなり、その厚さは例えば5mm以下である。
また、前記電極30は銀又は銅製のペーストを塗布する
代りに銀やパラジウムをスクリーン印刷により抵抗体層
31の表面に形成してもよく、また、前記絶縁層20と
の接着は絶縁層20としてのポリミドフィルムの表面に
接着剤、例えば略10μm厚みでポリイミド系の接着剤
が塗布されており、前記ポリミドフィルムを接着部材に
固定接触させ、温度、例えば120℃以上にし前記接着
剤を溶解させ接着させるものである。
As shown in FIGS. 1 and 2, an insulating layer 20 is formed on the susceptor 10 such as a sheet of polyimide film (coefficient of linear thermal expansion of polyimide film; approximately 2).
0 to 22 × 10 −6 (cm / cm / ° C.)) is adhered, and an electrode 30 made of a conductive paste, for example, a paste made of silver or copper, is applied to the upper surface of the insulating layer 20 and is applied to the lower surface of the resistor. The body layer 31 is adhered, and the resistor layer 31
The semiconductor wafer 2 is mounted on the upper part of the. The resistance layer 31 has a resistance value between an insulator and a conductor, specifically, for example, 1 × 10 6 Ω −1 cm.
-1 or more and a semiconductor having a volume resistivity of 1 × 10 12 Ω -1 cm -1 or less, for example, silicon carbide (SiC) (linear thermal expansion coefficient of SiC; approximately 3.0 to 4.0 × 10 -6 (cm / cm /
C.)) and its thickness is, for example, 5 mm or less.
The electrodes 30 may be formed by screen-printing silver or palladium on the surface of the resistor layer 31 instead of applying the silver or copper paste. Further, the insulating layer 20 is bonded to the insulating layer 20 by bonding. An adhesive, for example, a polyimide-based adhesive having a thickness of about 10 μm is applied to the surface of the polyimide film, and the polyimide film is fixedly brought into contact with the adhesive member, and the temperature is raised to, for example, 120 ° C. or more to melt and bond the adhesive. It is what makes me.

【0011】さらに、図3及び図4に示すように、前記
抵抗体層31と前記絶縁膜20間の接着は接着部21
(図4のa)にて接着され、また、前記サセプタ10の
上部の周縁部21は凸曲面に形成されており、この凸曲
面の周縁部21で前記絶縁膜20とサセプタ10間の接
着は前記接着部21の対称面の外周である接着部22
(図4のb)で接着され、前記絶縁膜20を挟んで前記
抵抗体層31と前記絶縁膜20間の接着部21と前記絶
縁膜20とサセプタ10間の接着部22の接着部は互い
に絶縁膜を介して接着部が重ならないように構成され、
以上静電チャック9が構成されている。
Further, as shown in FIGS. 3 and 4, the adhesive between the resistor layer 31 and the insulating film 20 is the adhesive portion 21.
(A in FIG. 4), and the peripheral edge portion 21 on the upper portion of the susceptor 10 is formed into a convex curved surface, and the peripheral edge portion 21 of the convex curved surface prevents the adhesion between the insulating film 20 and the susceptor 10. Adhesive part 22 which is the outer periphery of the symmetry plane of said adhesive part 21
4B, and the adhesive portion 21 between the resistor layer 31 and the insulating film 20 and the adhesive portion 22 between the insulating film 20 and the susceptor 10 are bonded to each other with the insulating film 20 sandwiched therebetween. It is configured so that the adhesive parts do not overlap via the insulating film,
The electrostatic chuck 9 is configured as described above.

【0012】さらに、図1に示すように前記電極30
は、前記サセプタ10に内蔵された絶縁部材、例えばテ
フロンで周囲を覆われた導電線25の一端側が前記電極
30に接続され、他端側は、前記電極31に高電圧、例
えば200V〜3KVの電圧を給電するための給電手
段、例えば材質が銅の給電棒26に接続され、この給電
棒26は、前記処理容器1の底面に気密かつ絶縁して貫
通され、高電圧電源27に切替え手段、例えば電磁スイ
ッチ28を介して接続されている。また、この電磁スイ
ッチ28は図示しない装置を制御する制御信号によりO
NまたはOFFされるよう構成されている。
Further, as shown in FIG.
Is connected to the electrode 30 at one end side of a conductive wire 25 whose periphery is covered with an insulating member such as Teflon, and the other end side is connected to the electrode 31 at a high voltage, for example, 200V to 3KV. A power supply means for supplying a voltage, for example, a power supply rod 26 made of copper, is connected to the bottom surface of the processing container 1 in an airtight and insulated manner, and switches to a high voltage power supply 27. For example, they are connected via an electromagnetic switch 28. The electromagnetic switch 28 is turned on by a control signal for controlling a device (not shown).
It is configured to be N or OFF.

【0013】また、前記サセプタ10の上方かつ前記処
理容器1の上部には、上部電極50が配設されており、
この上部電極50にはガス供給管51を介して処理ガ
ス、例えばCHF3 ,CF4 等の処理ガス、または不活
性ガスが供給され、上部電極50の底壁に複数個穿設さ
れた放射状の小孔52より前記半導体ウエハ方向に処理
ガスが放出し、前記高周波電源12をONすることによ
り、前記上部電極50と前記半導体ウエハ2間にプラズ
マを生成するよう構成されており、また、前記上部電極
50は電気的に接地するために配線53により接地され
ている。
An upper electrode 50 is provided above the susceptor 10 and above the processing container 1,
A processing gas, for example, a processing gas such as CHF 3 or CF 4 , or an inert gas is supplied to the upper electrode 50 through a gas supply pipe 51, and a plurality of radial holes are formed on the bottom wall of the upper electrode 50. The processing gas is discharged from the small holes 52 toward the semiconductor wafer, and when the high frequency power source 12 is turned on, plasma is generated between the upper electrode 50 and the semiconductor wafer 2. The electrode 50 is grounded by a wiring 53 for electrically grounding.

【0014】また、前記サセプタ10,サセプタ支持台
5,絶縁膜20,電極30及び抵抗体層31を貫通する
貫通孔16が設けられ、この貫通孔16内には電気的に
抵抗又はインダクタンスを介して接地されたピン15が
設けられ、このピン15は、前記処理容器1を気密にす
るとともに伸縮可能としたべローズ17を介して上下移
動手段、例えばエアーシリンダ18に接続されている。
さらに、このピン15は前記ロードロック室の搬送装置
より前記半導体ウエハ2の受渡しを行ない、前記抵抗体
層31に前記半導体ウエハ2を接離する際に、前記エア
ーシリンダ18により上下移動するよう構成されてい
る。また、前記処理容器1の側壁底部には開口して、こ
の処理容器1内を減圧するための排出口19が設けられ
ており、このガス排出口19は、図示しない開閉弁、例
えばバタフライ・バルブを介して図示しない真空排気装
置、例えばロータリーポンプ又はターボ分子ポンプ等に
接続されている。
Further, a through hole 16 penetrating the susceptor 10, the susceptor support 5, the insulating film 20, the electrode 30 and the resistor layer 31 is provided, and the through hole 16 is electrically connected through a resistance or an inductance. A grounded pin 15 is provided, and this pin 15 is connected to an up-and-down moving means, for example, an air cylinder 18 via a bellows 17 that makes the processing container 1 airtight and can expand and contract.
Further, the pin 15 transfers the semiconductor wafer 2 from the transfer device in the load lock chamber, and moves vertically by the air cylinder 18 when the semiconductor wafer 2 is brought into contact with or separated from the resistor layer 31. Has been done. A discharge port 19 is provided at the bottom of the side wall of the processing container 1 to reduce the pressure inside the processing container 1. The gas discharge port 19 is an open / close valve (not shown), such as a butterfly valve. Is connected to a vacuum exhaust device (not shown), such as a rotary pump or a turbo molecular pump.

【0015】次に、以上のように構成されたプラズマエ
ッチング裝置における作用について説明する。
Next, the operation of the plasma etching device configured as described above will be described.

【0016】まず、前記ゲートバルブ4を開放し、図示
しないロードロック室に設けられた前記搬送装置により
前記半導体ウエハ2を前記処理容器1に搬入するととも
に前記ピンに引き渡され、この後、図示しない搬送装置
は前記ロードロック室内に移動するとともに、前記ゲー
トバルブ4を閉じ、その後前記ピンが下降し、前記抵抗
体層に前記半導体ウエハ2を載置させる。
First, the gate valve 4 is opened, and the semiconductor wafer 2 is loaded into the processing container 1 and delivered to the pins by the transfer device provided in a load lock chamber (not shown). The transfer device moves into the load lock chamber, closes the gate valve 4, and then the pin descends to place the semiconductor wafer 2 on the resistor layer.

【0017】次に、前記半導体ウエハ2を前記抵抗体層
31に静電的に吸着保持する工程を説明すると、図1に
示すように前記抵抗体層31に塗着された電極31に高
電圧、例えば500Vを給電するためにスイッチ28を
閉じると、図4に示すように、半導体ウエハ2と抵抗体
層31との接触面にはわずかな隙間部Aが存在し、抵抗
体層31は半導体であって電圧降下が小さいので半導体
ウエハ2の下面の電位V3と、抵抗体層31の上面の電
位V2に大きな電位差が生じる。従ってこの電位差すな
わち接触電位差により大きな静電力が発生し、このため
半導体ウエハ2が抵抗体層31に吸着される。なお、V
1,V2はそれぞれ抵抗体層31の下面、半導体ウエハ
2の表面の電位である。
Next, the process of electrostatically attracting and holding the semiconductor wafer 2 to the resistor layer 31 will be described. As shown in FIG. 1, a high voltage is applied to the electrode 31 coated on the resistor layer 31. For example, when the switch 28 is closed to supply power of 500 V, as shown in FIG. 4, there is a slight gap A in the contact surface between the semiconductor wafer 2 and the resistor layer 31, and the resistor layer 31 is a semiconductor. Since the voltage drop is small, a large potential difference occurs between the potential V3 on the lower surface of the semiconductor wafer 2 and the potential V2 on the upper surface of the resistor layer 31. Therefore, a large electrostatic force is generated due to this potential difference, that is, a contact potential difference, so that the semiconductor wafer 2 is attracted to the resistor layer 31. In addition, V
1 and V2 are potentials on the lower surface of the resistor layer 31 and the surface of the semiconductor wafer 2, respectively.

【0018】次に、図1に示すように、前記上部電極5
0に接続されている前記ガス供給管51から前記処理ガ
スを供給し、前記小孔52より前記処理容器1内に処理
ガスを導入し、前記処理容器1内圧力を設定値、例えば
10mTorr〜10Torrに安定させ、前記伝熱媒
体、例えば不活性ガスとしてのHeガスを前記半導体ウ
エハ2の裏面に供給管14に接続された孔部、例えば貫
通孔13より所定の圧力で供給し、前記半導体ウエハ2
を0°C〜−120°Cの温度に保つとともに前記サセ
プタ(下部電極)10に接続された高周波電源12をO
Nし、処理容器1内かつ前記上部電極50と半導体ウエ
ハ2間にプラズマを発生させ、このプラズマにより前記
半導体ウエハ2をエッチング処理する。
Next, as shown in FIG.
The processing gas is supplied from the gas supply pipe 51 connected to 0, the processing gas is introduced into the processing container 1 through the small hole 52, and the internal pressure of the processing container 1 is set to a set value, for example, 10 mTorr to 10 Torr. The heat transfer medium, for example, He gas as an inert gas, is supplied to the back surface of the semiconductor wafer 2 at a predetermined pressure from a hole connected to the supply pipe 14, for example, a through hole 13, Two
Is maintained at a temperature of 0 ° C. to −120 ° C. and the high frequency power source 12 connected to the susceptor (lower electrode) 10 is turned off.
Then, plasma is generated in the processing container 1 and between the upper electrode 50 and the semiconductor wafer 2, and the semiconductor wafer 2 is etched by the plasma.

【0019】また、前記半導体ウエハ2を、大気温度、
例えば20°Cから処理温度、例えば−100°Cに、
また処理温度、例えば−100°Cから大気温度、例え
ば20°Cに移行させる際、前記サセプタ10(Alの
線熱膨張率;略23×10-6(cm/cm/℃))及び
前記抵抗体層31、例えば炭化ケイ素(SiC)(Si
Cの線熱膨張率;略3.0〜4.0×10-6(cm/c
m/℃))が、熱膨張又は熱収縮してしまう、ここで従
来の静電チャック9は図5の
Further, the semiconductor wafer 2 is exposed to the ambient temperature,
For example, from 20 ° C to the processing temperature, for example -100 ° C,
Further, when the processing temperature, for example, −100 ° C. is changed to the atmospheric temperature, for example, 20 ° C., the susceptor 10 (the coefficient of linear thermal expansion of Al; approximately 23 × 10 −6 (cm / cm / ° C.)) and the resistance. Body layer 31, for example silicon carbide (SiC) (Si
Linear thermal expansion coefficient of C: approximately 3.0 to 4.0 × 10 −6 (cm / c
m / ° C.)) causes thermal expansion or thermal contraction. Here, the conventional electrostatic chuck 9 is shown in FIG.

【A】に示すように、前記サセプタ10と前記抵抗体層
31間に着設された絶縁膜20は、前記サセプタ10と
前記抵抗体層31に略対称にかつ略全面にわたってそれ
ぞれ接着剤にて接着部35にて接着されている。このよ
うに、略対称にかつ略全面にわたってそれぞれ接着剤に
て接着されると、前記抵抗体層31の線熱膨張率による
熱膨張又は熱収縮距離36より前記抵抗体層31の線熱
膨張率による熱膨張又は熱収縮距離37の方が線膨張率
が大きいために、前記絶縁膜20が歪みを生じ、前記サ
セプタ10と絶縁膜20間及び前記抵抗体層31と絶縁
膜20間の接着部35で剥離していた。なお、前記サセ
プタ10と前記抵抗体層31の熱膨張又は熱収縮による
距離の差を熱収縮を例に(1)式に示す。 ΔL=(L/2)×(T1−T0)×(α1−α2) −−−(1) ここで、ΔL;熱収縮による距離の差,L;接着部の距
離8インチウエハの場合200mm,T1;−100
℃,T0;20℃,α1;サセプタ10(Alの線熱膨
張率;略23×10−6(cm/cm/℃) α2;抵抗体層31(SiCの線熱膨張率;略3.0×
10-6(cm/cm/℃)) とすると、熱収縮による距離の差(ΔL)=0.24m
mにもなり、温度の経時変化に伴って、前記絶縁膜20
が歪みを生じ、前記サセプタ10と絶縁膜20間及び前
記抵抗体層31と絶縁膜20間の接着部35で剥離が進
行していくことになる。
As shown in [A], the insulating film 20 provided between the susceptor 10 and the resistor layer 31 is substantially symmetrical to the susceptor 10 and the resistor layer 31 and is adhered over the entire surface by an adhesive agent. It is bonded at the bonding portion 35. As described above, when they are adhered to each other substantially symmetrically and substantially over the entire surface, the linear thermal expansion coefficient of the resistor layer 31 is calculated from the thermal expansion or thermal contraction distance 36 due to the linear thermal expansion coefficient of the resistor layer 31. Since the thermal expansion or contraction distance 37 due to the linear expansion coefficient is larger than the linear expansion coefficient, the insulating film 20 is distorted, and the adhesive portion between the susceptor 10 and the insulating film 20 and between the resistor layer 31 and the insulating film 20 is formed. It was peeled off at 35. The difference in distance between the susceptor 10 and the resistor layer 31 due to thermal expansion or contraction is represented by the formula (1) by taking thermal contraction as an example. ΔL = (L / 2) × (T1−T0) × (α1−α2) −−− (1) where ΔL is the difference in distance due to heat shrinkage, L is the distance of the bonded portion is 200 mm for an 8-inch wafer, T1; -100
C, T0; 20 ° C., α1; susceptor 10 (Al linear thermal expansion coefficient; approximately 23 × 10 −6 (cm / cm / ° C.) α2; resistor layer 31 (SiC linear thermal expansion coefficient; approximately 3.0) ×
10 −6 (cm / cm / ° C.)), the difference in distance due to heat shrinkage (ΔL) = 0.24 m
m, and the insulating film 20 changes as the temperature changes with time.
Causes distortion, and peeling progresses at the adhesive portions 35 between the susceptor 10 and the insulating film 20 and between the resistor layer 31 and the insulating film 20.

【0020】また、図5のFurther, in FIG.

【B】に示すように、前記サセプタ10と前記絶縁膜2
0間の接着部22と、前記抵抗体層31と前記絶縁膜2
0間の接着部21は、前記絶縁膜20を挟んで非対称と
されているので、前記絶縁膜20がそれぞれ前記サセプ
タ10と前記抵抗体層31に引っ張られるのみである。
したがって、剥離を防ぐためには、前記絶縁膜20の伸
縮が前述の(1)式の熱収縮による距離の差(ΔL)=
0.24mmより耐えうればよいことになる。また、図
3に示すように、前記半導体ウエハ2の裏面に伝熱媒
体、例えば、前記半導体ウエハ2を処理する処理ガスと
同等のガスを供給する場合、この処理ガスと同等のガス
が電極30を腐食するのを防止するために、前記抵抗体
層31と前記絶縁膜20間の接着は前記電極30を覆い
包むように接着したほうが良い。
As shown in [B], the susceptor 10 and the insulating film 2
0 adhesive layer 22, the resistor layer 31 and the insulating film 2
Since the bonding portion 21 between 0 is asymmetrical with the insulating film 20 sandwiched therebetween, the insulating film 20 is only pulled by the susceptor 10 and the resistor layer 31, respectively.
Therefore, in order to prevent the peeling, the expansion and contraction of the insulating film 20 is a difference in distance (ΔL) =
It suffices to endure 0.24 mm. Further, as shown in FIG. 3, when a heat transfer medium, for example, a gas equivalent to the processing gas for processing the semiconductor wafer 2 is supplied to the back surface of the semiconductor wafer 2, the same gas as this processing gas is applied to the electrode 30. In order to prevent corrosion of the electrodes, it is preferable that the resistance layer 31 and the insulating film 20 be bonded so as to cover the electrode 30.

【0021】次に、以上のように構成された本実施例の
効果について説明する。サセプタ10、例えば導電性の
金属としてのAlと抵抗体層31、例えば炭化ケイ素
(SiC)の線膨張率の違いにより、サセプタと抵抗体
層間に着設された絶縁膜に歪みを生じ、サセプタと絶縁
膜間の接着部及び抵抗体層と絶縁膜間の接着部の剥離を
抑制することができる。また、抵抗体層31と絶縁膜2
0間の接着部が剥がれてしまうと、その剥がれた部分に
温度の経時変化にともない結露による、抵抗体層31に
設けられた電極30を腐食させるのを抑制し、静電チャ
ック9の吸着力の低下を抑制することができる。また、
サセプタ10と絶縁膜20間の接着部22及び抵抗体層
31と絶縁膜20間の接着部の剥離を抑制することがで
きるので、抵抗体層31の半導体ウエハ2を載置する載
置面の水平度をより保つことができる。さらに、抵抗体
層31の半導体ウエハ2を載置する載置面の水平度をよ
り水平に保つことができるので、半導体ウエハ2を処理
する際、均一に処理することができ、半導体ウエハ2上
に形成されたデバイスの歩留りを向上することができ
る。
Next, the effect of this embodiment having the above-mentioned structure will be described. Due to the difference in linear expansion coefficient between the susceptor 10, for example, Al as a conductive metal and the resistor layer 31, for example, silicon carbide (SiC), the insulating film attached between the susceptor and the resistor layer is distorted, and It is possible to suppress peeling of the adhesive portion between the insulating films and the adhesive portion between the resistor layer and the insulating film. In addition, the resistor layer 31 and the insulating film 2
When the adhesive portion between 0s is peeled off, it is possible to prevent the peeled portion from corroding the electrode 30 provided on the resistor layer 31 due to dew condensation due to the change of temperature with time, and to suppress the attraction force of the electrostatic chuck 9. Can be suppressed. Also,
It is possible to suppress peeling of the adhesive portion 22 between the susceptor 10 and the insulating film 20 and the adhesive portion between the resistor layer 31 and the insulating film 20, so that the mounting surface of the resistor layer 31 on which the semiconductor wafer 2 is placed is mounted. The levelness can be maintained more. Furthermore, since the mounting surface of the resistor layer 31 on which the semiconductor wafer 2 is mounted can be kept more horizontal, the semiconductor wafer 2 can be processed uniformly, and the semiconductor wafer 2 can be processed uniformly. It is possible to improve the yield of the device formed on the substrate.

【0022】尚、本実施例では、絶縁膜と抵抗体層間の
接着部を絶縁膜を挟んで対称面の外周に絶縁膜とサセプ
タ間の接着部を着設したが、絶縁膜と抵抗体層間の接着
部を絶縁膜を挟んで対称面の内周に絶縁膜とサセプタ間
の接着部を着設してもよいことは勿論であり、本発明は
かかる実施例に限定されるものではなく、本発明の要旨
の範囲内で種々の変形実施が可能である。また、実施例
ではプラズマエッチング装置について述べたが、このよ
うなプラズマエッチング装置の他に前記半導体ウエハや
LCD基板のような被吸着体を静電的に吸着保持する静
電チャックは前記プラズマエッチング装置にとらわれず
自然酸化膜除去装置、あるいは酸化膜等の膜付けする枚
葉酸化炉、ウエハプローバ等の検査装置、搬送装置、C
VD等の熱処理装置に限らず、また常圧,減圧または陽
圧とした装置に用いることができる。
In this embodiment, the adhesive between the insulating film and the resistor layer is provided on the outer periphery of the symmetry plane with the insulating film sandwiched between the insulating film and the susceptor. It is needless to say that the adhesive part between the insulating film and the susceptor may be attached to the inner periphery of the symmetrical surface with the insulating film sandwiching the insulating film, and the present invention is not limited to such an embodiment. Various modifications can be made within the scope of the present invention. In addition, although the plasma etching apparatus has been described in the embodiment, an electrostatic chuck that electrostatically attracts and holds an object to be attracted, such as the semiconductor wafer or the LCD substrate, is used in addition to the plasma etching apparatus. A natural oxide film removing device, a single-wafer oxidation furnace for depositing an oxide film, an inspection device such as a wafer prober, a transfer device, C
The present invention is not limited to a heat treatment apparatus such as VD, but can be used for an apparatus under normal pressure, reduced pressure or positive pressure.

【0023】[0023]

【発明の効果】本発明は、絶縁膜と抵抗体層の接着部
と、絶縁膜とサセプタの接着部とは非対称に構成したの
で、サセプタと抵抗体層の熱膨張又は熱収縮長が生じて
も、絶縁膜と抵抗体層の接着部と、絶縁膜とサセプタの
接着部とはサセプタと抵抗体層の熱膨張又は熱収縮長の
変化が干渉しないので、サセプタと絶縁膜又は抵抗体層
と絶縁膜のそれぞれの接着部の剥離による凸凹の発生を
抑制できるので、静電チャックが吸着保持する被吸着体
の水平状態をより水平に保つことができるという顕著な
効果がある。
According to the present invention, since the bonding portion between the insulating film and the resistor layer and the bonding portion between the insulating film and the susceptor are asymmetrical, thermal expansion or thermal contraction length of the susceptor and the resistor layer occurs. In addition, since the change in the thermal expansion or contraction length of the susceptor and the resistance layer does not interfere with the adhesion part of the insulation film and the resistance layer and the adhesion part of the insulation film and the susceptor, the susceptor and the insulation film or the resistance layer Since it is possible to suppress the occurrence of unevenness due to peeling of the respective adhesive portions of the insulating film, there is a remarkable effect that the horizontal state of the attracted body held by the electrostatic chuck by suction can be kept more horizontal.

【0024】[0024]

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明に係る第1の実施例を適用したプラズマ
エッチング裝置の概略断面図である。
FIG. 1 is a schematic sectional view of a plasma etching device to which a first embodiment according to the present invention is applied.

【図2】図1の静電チャックの要部の構成を示す分解斜
視図である。
FIG. 2 is an exploded perspective view showing a configuration of a main part of the electrostatic chuck of FIG.

【図3】図1の静電チャックの接着部の構成を示す部分
断面図である。
FIG. 3 is a partial cross-sectional view showing a configuration of a bonding portion of the electrostatic chuck of FIG.

【図4】図1の被吸着体を載置する静電チャックの接着
部の構成を示す部分断面図である。
FIG. 4 is a partial cross-sectional view showing a configuration of an adhesive portion of an electrostatic chuck on which the attracted body of FIG. 1 is placed.

【図5】図1の被吸着体を載置する静電チャックの作用
を示す部分断面図である。
5 is a partial cross-sectional view showing the action of the electrostatic chuck for mounting the attracted body of FIG.

【図6】[Figure 6]

【A】従来の被吸着体を載置する静電チャックの作用を
示す部分断面図である。
FIG. 9A is a partial cross-sectional view showing the action of a conventional electrostatic chuck on which an object to be attracted is placed.

【B】図1の被吸着体を載置する静電チャックの作用を
示す部分断面図である。
FIG. 3B is a partial cross-sectional view showing the action of the electrostatic chuck on which the attracted body of FIG. 1 is placed.

【符合の説明】[Explanation of sign]

1 処理容器 2 吸着体(半導体ウエハ) 5 サセプタ支持台(冷却手段) 9 静電チャック 10 サセプタ(下部電極) 20 絶縁膜 21,22 接着部 30 電極 31 抵抗体層 DESCRIPTION OF SYMBOLS 1 Processing container 2 Adsorbent (semiconductor wafer) 5 Susceptor support (cooling means) 9 Electrostatic chuck 10 Susceptor (lower electrode) 20 Insulating films 21, 22 Adhesive part 30 Electrode 31 Resistor layer

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 サセプタの載置面に被吸着体を静電気力
で吸着保持するための静電チャックにおいて、 前記被吸着体を吸着載置する載置面としての抵抗体層
と、 この抵抗体層と前記サセプタとの間に配設された絶縁膜
とを備え、 この絶縁膜と前記抵抗体層の接着部と、前記絶縁膜と前
記サセプタの接着部とは非対称に構成したことを特徴と
する静電チャック。
1. An electrostatic chuck for attracting and holding an object to be adsorbed on a placing surface of a susceptor by electrostatic force, a resistor layer as a placing surface on which the object to be attracted is attached, and the resistor. A layer and an insulating film disposed between the susceptor, wherein the insulating film and the resistor layer have an asymmetrical adhesive portion, and the insulating film and the susceptor have an asymmetrical adhesive portion. An electrostatic chuck that does.
JP8919893A 1993-03-24 1993-03-24 Electrostatic chuck Expired - Fee Related JP3072206B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8919893A JP3072206B2 (en) 1993-03-24 1993-03-24 Electrostatic chuck

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8919893A JP3072206B2 (en) 1993-03-24 1993-03-24 Electrostatic chuck

Publications (2)

Publication Number Publication Date
JPH06275708A true JPH06275708A (en) 1994-09-30
JP3072206B2 JP3072206B2 (en) 2000-07-31

Family

ID=13964021

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8919893A Expired - Fee Related JP3072206B2 (en) 1993-03-24 1993-03-24 Electrostatic chuck

Country Status (1)

Country Link
JP (1) JP3072206B2 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20010066139A (en) * 1999-12-31 2001-07-11 황인길 a chuck for a semiconductor device process chamber
JP2001226656A (en) * 2000-02-16 2001-08-21 Tomoegawa Paper Co Ltd Adhesive for apparatus for producing semiconductor or etching apparatus, adhesive sheet for the apparatus and structural part using the adhesive or the adhesive sheet
JP2002299425A (en) * 2001-03-29 2002-10-11 Foi:Kk Plasma treatment apparatus
WO2003019618A3 (en) * 2001-08-27 2003-09-04 Matsushita Electric Ind Co Ltd Plasma treating apparatus and plasma treating method
JP2010258280A (en) * 2009-04-27 2010-11-11 Toto Ltd Electrostatic chuck, and method of manufacturing the same
JP6435481B1 (en) * 2017-09-04 2018-12-12 株式会社プロセス・ラボ・ミクロン Work suction jig and work suction device
JP2019176031A (en) * 2018-03-29 2019-10-10 東京エレクトロン株式会社 Plasma processing apparatus and method for conveying object to be processed
JP2022058790A (en) * 2018-03-29 2022-04-12 東京エレクトロン株式会社 Plasma processing apparatus and method for conveying object to be processed

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20010066139A (en) * 1999-12-31 2001-07-11 황인길 a chuck for a semiconductor device process chamber
JP2001226656A (en) * 2000-02-16 2001-08-21 Tomoegawa Paper Co Ltd Adhesive for apparatus for producing semiconductor or etching apparatus, adhesive sheet for the apparatus and structural part using the adhesive or the adhesive sheet
JP2002299425A (en) * 2001-03-29 2002-10-11 Foi:Kk Plasma treatment apparatus
WO2003019618A3 (en) * 2001-08-27 2003-09-04 Matsushita Electric Ind Co Ltd Plasma treating apparatus and plasma treating method
JP2010258280A (en) * 2009-04-27 2010-11-11 Toto Ltd Electrostatic chuck, and method of manufacturing the same
JP6435481B1 (en) * 2017-09-04 2018-12-12 株式会社プロセス・ラボ・ミクロン Work suction jig and work suction device
JP2019047643A (en) * 2017-09-04 2019-03-22 株式会社プロセス・ラボ・ミクロン Workpiece suction jig and workpiece suction device
JP2019176031A (en) * 2018-03-29 2019-10-10 東京エレクトロン株式会社 Plasma processing apparatus and method for conveying object to be processed
JP2022058790A (en) * 2018-03-29 2022-04-12 東京エレクトロン株式会社 Plasma processing apparatus and method for conveying object to be processed

Also Published As

Publication number Publication date
JP3072206B2 (en) 2000-07-31

Similar Documents

Publication Publication Date Title
US5539179A (en) Electrostatic chuck having a multilayer structure for attracting an object
US5673167A (en) Support platen with removable insert useful in semiconductor processing apparatus
US4399016A (en) Plasma device comprising an intermediate electrode out of contact with a high frequency electrode to induce electrostatic attraction
JP3596127B2 (en) Electrostatic chuck, thin plate holding device, semiconductor manufacturing device, transport method, and semiconductor manufacturing method
US5556500A (en) Plasma etching apparatus
JPH06283594A (en) Electrostatic chuck
US20060175772A1 (en) Substrate holding mechanism using electrostaic chuck and method of manufacturing the same
JP2002313898A (en) Substrate installation stand, manufacturing method therefor and processor
KR20040028779A (en) Plasma treating apparatus and plasma treating method
JP4278046B2 (en) Electrostatic chuck with heater mechanism
JP4868649B2 (en) Plasma processing equipment
JPH08339984A (en) Plasma processor
JPH06275708A (en) Electrostatic chuck
JPH07335732A (en) Electrostatic chuck, plasma treatment equipment using electrostatic chuck and its manufacture
JP3311812B2 (en) Electrostatic chuck
JP3182615B2 (en) Plasma processing method and apparatus
JPH06349938A (en) Vacuum processing device
JPH10154745A (en) Electrostatic attracting device
JPH10116887A (en) Method and apparatus for cooling workpiece
JPH01200625A (en) Semiconductor wafer processing equipment
TW200403749A (en) Plasma processing device and plasma processing method
JP4129152B2 (en) Substrate mounting member and substrate processing apparatus using the same
JP4602528B2 (en) Plasma processing equipment
JPH11111830A (en) Electrostatic sucking device and method, and method and device for treatment apparatus using them
JPH02130915A (en) Plasma processing equipment

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20000516

LAPS Cancellation because of no payment of annual fees