JPH06216273A - Signal line structure of high speed multiple pin package - Google Patents

Signal line structure of high speed multiple pin package

Info

Publication number
JPH06216273A
JPH06216273A JP2344093A JP2344093A JPH06216273A JP H06216273 A JPH06216273 A JP H06216273A JP 2344093 A JP2344093 A JP 2344093A JP 2344093 A JP2344093 A JP 2344093A JP H06216273 A JPH06216273 A JP H06216273A
Authority
JP
Japan
Prior art keywords
signal line
constitution
signal lines
gnd
high speed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2344093A
Other languages
Japanese (ja)
Inventor
Hideaki Kanefuji
英明 金藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP2344093A priority Critical patent/JPH06216273A/en
Publication of JPH06216273A publication Critical patent/JPH06216273A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To realize a high speed package in response to introduction of multiple pins by ensuring isolation between the adjacent signal lines which has been considered as a problem. CONSTITUTION:In view of realizing a large isolation of signal lines in the same layer of a high speed multiple-pin package, a quasi-coaxial constitution is formed by providing GND conductors 2 including projected areas arranged keeping a fine interval between signal lines 1 so that it is not extended up to the center and also providing the signal lines l between the upper and lower GND conductors 2. In such a constitution, only a small amount of magnetic force lines leak in the lateral direction. Therefore, the magnetic force lines are almost completely transmitted to GND both in the upper and lower sections. Thereby, a large isolation can be obtained and crosstalk can be suppressed. This constitution is more simpler than the perfect coaxial constitution and electrical performance is almost equal to that obtained in the coaxial constitution.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、高速多ピンのパッケー
ジを可能とするためアイソレーションを大ならしめる内
部の信号線構造に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an internal signal line structure for increasing isolation to enable a high-speed multi-pin package.

【0002】[0002]

【従来の技術】従来、高速多ピンパッケージの信号線に
は、ストリップ線が用いられていた。多層の場合、層間
のアイソレーションはとれるものの、高速になったと
き、同層内の隣接のストリップ信号線間のアイソレーシ
ョンはパッケージの寸法が限られているので信号線間を
はなすことができずに仕様条件を満足させない場合も生
じた。
2. Description of the Related Art Conventionally, strip lines have been used as signal lines for high-speed multi-pin packages. In the case of multiple layers, although isolation between layers can be achieved, at high speed, the isolation between adjacent strip signal lines in the same layer cannot be separated between signal lines because the package size is limited. In some cases, the specification conditions were not satisfied.

【0003】[0003]

【発明が解決しようとする課題】近年多ピン高速LSI
の開発も盛んに行なわれ、その時隣接のストリップ信号
線間のアイソレーションは少なくとも20dB以上は必
要である。高速信号を通すのに、信号線をはさんで配置
した導体の両端をGNDにすることもできるが、このよ
うにしたとき極端に言えば信号線数が半分になるという
欠点があり、従来の構造では実用上問題があった。又従
来技術として信号線の両側にGNDにするスルーホール
を並べることによって擬似同軸構造にする技術がある
が、高速ではスルーホールの間隔を短くする必要があ
る。
Recently, a multi-pin high speed LSI has been developed.
Is actively developed, and at that time, isolation between adjacent strip signal lines requires at least 20 dB or more. To pass high-speed signals, it is possible to connect both ends of the conductors that are placed with the signal lines to GND, but in such an extreme case, the number of signal lines is halved. There were practical problems with the structure. As a conventional technique, there is a technique of forming a pseudo coaxial structure by arranging GND through holes on both sides of a signal line, but at high speeds, it is necessary to shorten the interval between the through holes.

【0004】図4に従来の二層構造信号線の断面図を示
す。1は信号線、2はGND、3は誘電体である。
FIG. 4 shows a sectional view of a conventional two-layer structure signal line. Reference numeral 1 is a signal line, 2 is a GND, and 3 is a dielectric.

【0005】クロストークの測定の例を図2に示す。t
r はパルスの立上り時間である。パッケージに割り当て
られるクロストークの値はほぼ5%であり、それ以下に
押える必要がある。この例では、パッケージの内側(ボ
ンディングする所)のラインピッチが0.275mm、
外側のピッチが1mmのときのものである。内部より外
側に向けて放射状に広がっていて、距離は1.25cm
で隣接している場合である。クロストークは5%のと
き、立上り600〜700psecであった。これで
は、高速使用には問題がある。
An example of crosstalk measurement is shown in FIG. t
r is the rise time of the pulse. The value of crosstalk assigned to the package is almost 5%, which needs to be kept below. In this example, the line pitch inside the package (where it is bonded) is 0.275 mm,
This is when the outer pitch is 1 mm. Radially spread from the inside to the outside, with a distance of 1.25 cm
This is the case when they are adjacent to each other. When the crosstalk was 5%, the rise was 600 to 700 psec. This is problematic for high speed use.

【0006】本発明の目的は、従来の問題点であった隣
接信号線間のアイソレーションを確保し、多ピン化に合
せて高速パッケージを実現することができる高速多ピン
パッケージの信号線構造を提供することにある。
An object of the present invention is to provide a signal line structure of a high-speed multi-pin package that can secure isolation between adjacent signal lines, which has been a problem in the past, and realize a high-speed package in accordance with the increase in the number of pins. To provide.

【0007】[0007]

【課題を解決するための手段】本発明では、高速多ピン
パッケージの同層内信号線アイソレーションを大にする
ため、信号線間に中心部まで貫通しないように微小間隔
を保って配置された突出部を有するGND導体を設け、
上下のGND導体間に信号線を設置し、準同軸構造を形
成する。このような構造では横方向にもれる磁力線は少
ないため、上方,下方共にほとんどがGNDに伝播する
ようになる。従って、アイソレーションが大きくとれ、
クロストークもおさえられる。完全同軸を形成するより
も構造が簡単になり、電気的性能としては同軸とほとん
ど変らないものである。これは同軸構造に準ずるもので
あるが、同軸より構造面でも組立て面でも造り易いこと
を主要な特徴とする。従来は隣接アイソレーションがカ
ップリングにより大きくはとれなかった。このカップリ
ングをさけるためGNDを設けたことが異る点である。
According to the present invention, in order to increase the signal line isolation within the same layer of a high-speed multi-pin package, the signal lines are arranged with a minute interval so as not to penetrate to the center. Providing a GND conductor having a protrusion,
A signal line is installed between the upper and lower GND conductors to form a quasi-coaxial structure. In such a structure, since there are few magnetic field lines leaking in the lateral direction, most of the magnetic field propagates to the GND both above and below. Therefore, the isolation is large,
Crosstalk can also be suppressed. The structure is simpler than forming a perfect coaxial, and the electrical performance is almost the same as the coaxial. This is similar to the coaxial structure, but its main feature is that it is easier to construct in terms of structure and assembly than coaxial. In the past, adjacent isolation was not able to be large due to coupling. The difference is that a GND is provided to avoid this coupling.

【0008】[0008]

【実施例】図1は本発明の実施例を説明する図であっ
て、1は二層構造のストリップ信号線、2はGND導
体、3は誘電体である。GND導体2は、ストリップ信
号線の各層を誘電体3を介して挟持する複数の導体層よ
りなり、各導体層は各層の隣接するストリップ信号線間
に微小間隔gを保って配置される突出部を有している。
これにより、各ストリップ信号線は、図示の紙面に垂直
な方向で準同軸構造を有することになる。このような構
造になっているため、1つのストリップ信号線から隣接
のストリップ信号線へのカップリングが非常に少い。そ
の効果として従来の技術に比べアイソレーションを十分
大にすることができる。製造方法としては、受信の完全
同軸構造では誘電体がばらばらになってしまうが、本発
明では型で構成しばらばらになるのを防ぎ、準同軸構造
を形成する。メタルの部位は印刷又はメッキで行い、溝
の位置までメタルが入るようにし、セラミックの場合に
はそれをつみ重ねて焼成することにより、準同軸構成を
形成することができる。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS FIG. 1 is a diagram for explaining an embodiment of the present invention, in which 1 is a strip signal line having a two-layer structure, 2 is a GND conductor, and 3 is a dielectric. The GND conductor 2 is composed of a plurality of conductor layers sandwiching each layer of strip signal lines with a dielectric 3 interposed therebetween, and each conductor layer is a protruding portion arranged with a minute gap g between adjacent strip signal lines of each layer. have.
As a result, each strip signal line has a quasi-coaxial structure in the direction perpendicular to the plane of the drawing. Due to such a structure, coupling from one strip signal line to an adjacent strip signal line is extremely small. As its effect, the isolation can be made sufficiently large as compared with the conventional technique. As a manufacturing method, the dielectric material is separated in the perfect coaxial structure for reception, but in the present invention, the quasi-coaxial structure is formed by preventing the dielectric material from being separated by the mold. A quasi-coaxial structure can be formed by printing or plating the metal portion so that the metal reaches the position of the groove, and in the case of ceramic, stacking and firing the metal.

【0009】図1の実施例は二層構造のストリップ信号
線を用いた場合であったが、更に多層構造の場合及び単
層構造の信号線の場合にも本発明は実施可能であること
は勿論である。
Although the embodiment of FIG. 1 uses a strip signal line having a two-layer structure, the present invention can be applied to a multilayer structure and a single-layer structure signal line. Of course.

【0010】例として図4に示すようなストリップ線路
と本発明のとき、図3のように幅W=50μm,厚さt
=20μm,誘電体3の誘電率εr =10の場合に隣り
の信号線に対する容量による結合度を2次元解析で求め
た。Z0 がほぼ50Ωとしたとき、ストリップ線の方は
隣接の信号線との間隔d=300μmで約6%の結合で
あったが、本発明の図1の実施例の場合、結合は約0.
02%(導体の上下のすき間の間隔gが50μmのと
き)又は、1.76%(導体の上下のすき間の間隔gが
200μm、即ちGND導体層の間隔H=400μmで
あるとしているのでその約半分のとき)になる。いずれ
もH=400μmでセラミックの場合についてである
が、GNDの効果が効いている。
As an example, in the case of a strip line as shown in FIG. 4 and the present invention, as shown in FIG. 3, width W = 50 μm and thickness t.
= 20 μm and the dielectric constant ε r of the dielectric 3 = 10, the coupling degree due to the capacitance with respect to the adjacent signal line was obtained by two-dimensional analysis. When Z 0 was set to about 50Ω, the strip line had about 6% coupling with the adjacent signal line at a distance d = 300 μm, but in the case of the embodiment of FIG. 1 of the present invention, the coupling is about 0. .
02% (when the gap g between the upper and lower conductors is 50 μm) or 1.76% (the gap g between the upper and lower conductors is 200 μm, that is, the gap H between the GND conductor layers is H = 400 μm. Half the time). In both cases, H = 400 μm and the case is ceramic, but the effect of GND is effective.

【0011】[0011]

【発明の効果】以上説明したように、本発明の構造は、
信号線をはさんで上下に貫通してGND導体があるた
め、準同軸構造になり、隣接する信号線間の磁力結合が
少いためアイソレーションが大になり、又高速信号も通
すことができるため高速多ピンパッケージに応用した場
合多大な利点がある。
As described above, the structure of the present invention is
Since there is a GND conductor that penetrates vertically through the signal line, it has a quasi-coaxial structure, and since the magnetic coupling between adjacent signal lines is small, the isolation is large and high-speed signals can also pass. There are great advantages when applied to high-speed multi-pin packages.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の実施例を示す断面図である。FIG. 1 is a sectional view showing an embodiment of the present invention.

【図2】本発明が対象とする信号線間のアイソレーショ
ンを説明するための特性図である。
FIG. 2 is a characteristic diagram for explaining isolation between signal lines targeted by the present invention.

【図3】本発明が対象とする信号線間のアイソレーショ
ンを説明するための断面図である。
FIG. 3 is a cross-sectional view for explaining isolation between signal lines, which is a target of the present invention.

【図4】従来の信号線構造を示す断面図である。FIG. 4 is a cross-sectional view showing a conventional signal line structure.

【符号の説明】[Explanation of symbols]

1 信号線 2 GND導体 3 誘電体 4 突出部 g 微小間隔 1 Signal line 2 GND conductor 3 Dielectric 4 Protruding part g Minute interval

───────────────────────────────────────────────────── フロントページの続き (51)Int.Cl.5 識別記号 庁内整理番号 FI 技術表示箇所 9355−4M H01L 23/12 P ─────────────────────────────────────────────────── ─── Continuation of the front page (51) Int.Cl. 5 Identification code Internal reference number FI technical display location 9355-4M H01L 23/12 P

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 複数層または単層構造のストリップ信号
線の層を誘電体を介して挟持する複数のGND導体層を
配置したLSIの高速多ピンパッケージの信号線構造に
おいて、 前記複数のGND導体層は前記ストリップ信号線の隣接
する二つの信号線間に微小間隔を保って配置される突出
部を有し、各ストリップ信号線の線方向に準同軸構造が
形成されていることを特徴とする高速多ピンパッケージ
の信号線構造。
1. A signal line structure for a high-speed multi-pin package of an LSI, wherein a plurality of GND conductor layers sandwiching a plurality of layers or a single layer structure of a strip signal line are sandwiched by dielectrics, wherein the plurality of GND conductors are provided. The layer has projecting portions arranged with a minute interval between two adjacent signal lines of the strip signal line, and a quasi-coaxial structure is formed in the line direction of each strip signal line. High-speed multi-pin package signal line structure.
JP2344093A 1993-01-20 1993-01-20 Signal line structure of high speed multiple pin package Pending JPH06216273A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2344093A JPH06216273A (en) 1993-01-20 1993-01-20 Signal line structure of high speed multiple pin package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2344093A JPH06216273A (en) 1993-01-20 1993-01-20 Signal line structure of high speed multiple pin package

Publications (1)

Publication Number Publication Date
JPH06216273A true JPH06216273A (en) 1994-08-05

Family

ID=12110563

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2344093A Pending JPH06216273A (en) 1993-01-20 1993-01-20 Signal line structure of high speed multiple pin package

Country Status (1)

Country Link
JP (1) JPH06216273A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1167970A (en) * 1997-08-25 1999-03-09 Fujitsu Ltd Wiring structure of lsi package

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1167970A (en) * 1997-08-25 1999-03-09 Fujitsu Ltd Wiring structure of lsi package

Similar Documents

Publication Publication Date Title
KR910000241B1 (en) Semiconductor device
US5723908A (en) Multilayer wiring structure
JP5168361B2 (en) Multilayer board
US6323116B1 (en) Differential pair geometry for integrated circuit chip packages
JPS6343895B2 (en)
JP4834937B2 (en) Multi-layer wiring board for high-frequency circuits
JPS58117701A (en) High frequency strip line
JP3781178B2 (en) Multi-layer wiring structure of high-frequency semiconductor device
JPH06216273A (en) Signal line structure of high speed multiple pin package
JPH06224604A (en) High frequency signal line
JP4818894B2 (en) High frequency transmission line
JPS629697A (en) Wiring board
JPH11298149A (en) Multiplayered wiring board
JPH03158002A (en) Semiconductor device
JP3106632B2 (en) Microstrip coupler
JPS6196782A (en) Wiring for superconductive integrated circuit
JPH1168414A (en) Transmission line with shielded line
JPH10107514A (en) High frequency circuit board
JPH07135407A (en) High frequency line
JPH0423490A (en) Multilayer wiring board
JPS62229958A (en) Semiconductor device
JPH0728133B2 (en) Circuit board
JPH0682671B2 (en) Wiring method of integrated circuit
JP3370552B2 (en) Wiring board
JPH0283953A (en) Semiconductor integrated circuit