JPH0583930B2 - - Google Patents

Info

Publication number
JPH0583930B2
JPH0583930B2 JP62035042A JP3504287A JPH0583930B2 JP H0583930 B2 JPH0583930 B2 JP H0583930B2 JP 62035042 A JP62035042 A JP 62035042A JP 3504287 A JP3504287 A JP 3504287A JP H0583930 B2 JPH0583930 B2 JP H0583930B2
Authority
JP
Japan
Prior art keywords
digit
carry
digits
result
arithmetic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP62035042A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63201825A (ja
Inventor
Tamotsu Nishama
Tadashi Takagi
Shigero Kuninobu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP62035042A priority Critical patent/JPS63201825A/ja
Priority to US07/095,525 priority patent/US4868777A/en
Publication of JPS63201825A publication Critical patent/JPS63201825A/ja
Priority to US03/239,243 priority patent/US5031136A/en
Priority to US07/599,275 priority patent/US5153847A/en
Publication of JPH0583930B2 publication Critical patent/JPH0583930B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Complex Calculations (AREA)
JP62035042A 1986-06-27 1987-02-18 演算処理装置 Granted JPS63201825A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP62035042A JPS63201825A (ja) 1987-02-18 1987-02-18 演算処理装置
US07/095,525 US4868777A (en) 1986-09-12 1987-09-10 High speed multiplier utilizing signed-digit and carry-save operands
US03/239,243 US5031136A (en) 1986-06-27 1990-05-07 Signed-digit arithmetic processing units with binary operands
US07/599,275 US5153847A (en) 1986-06-27 1990-10-16 Arithmetic processor using signed digit representation of internal operands

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62035042A JPS63201825A (ja) 1987-02-18 1987-02-18 演算処理装置

Publications (2)

Publication Number Publication Date
JPS63201825A JPS63201825A (ja) 1988-08-19
JPH0583930B2 true JPH0583930B2 (enrdf_load_stackoverflow) 1993-11-30

Family

ID=12430983

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62035042A Granted JPS63201825A (ja) 1986-06-27 1987-02-18 演算処理装置

Country Status (1)

Country Link
JP (1) JPS63201825A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2580413B2 (ja) * 1990-08-07 1997-02-12 松下電器産業株式会社 乗算処理装置

Also Published As

Publication number Publication date
JPS63201825A (ja) 1988-08-19

Similar Documents

Publication Publication Date Title
US4168530A (en) Multiplication circuit using column compression
Ma et al. Multiplier policies for digital signal processing
Mohan Residue number systems: algorithms and architectures
Dadda Multioperand parallel decimal adder: A mixed binary and BCD approach
US7308471B2 (en) Method and device for performing operations involving multiplication of selectively partitioned binary inputs using booth encoding
US4868777A (en) High speed multiplier utilizing signed-digit and carry-save operands
JPS6375932A (ja) ディジタル乗算器
JPH0368416B2 (enrdf_load_stackoverflow)
US6434586B1 (en) Narrow Wallace multiplier
US5734599A (en) Performing a population count using multiplication
JP4273071B2 (ja) 除算・開平演算器
KR100308726B1 (ko) 고속 산술 장치에서 올림수 예견가산기 스테이지의 수를 감소시키는 장치 및 방법
US6298368B1 (en) Method and apparatus for efficient calculation of an approximate square of a fixed-precision number
US4215419A (en) Method for binary multiplication of a number by a sum of two numbers and a digital system for implementation thereof
US8417761B2 (en) Direct decimal number tripling in binary coded adders
JP3660075B2 (ja) 除算装置
US4190894A (en) High speed parallel multiplication apparatus with single-step summand reduction
JPH0583930B2 (enrdf_load_stackoverflow)
Takagi Arithmetic unit based on a high-speed multiplier with a redundant-binary addition tree
Reddy et al. A high speed, high Radix 32-bit Redundant parallel multiplier
Abraham et al. An ASIC design of an optimized multiplication using twin precision
Siddamshetty et al. Efficient Multiplication and Accumulation of Signed Numbers
US5923888A (en) Multiplier for the multiplication of at least two figures in an original format
Issa et al. Design and implementation of sign-digit floating point multiplier unit
JPH0582608B2 (enrdf_load_stackoverflow)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees