JPH0581087B2 - - Google Patents

Info

Publication number
JPH0581087B2
JPH0581087B2 JP61237941A JP23794186A JPH0581087B2 JP H0581087 B2 JPH0581087 B2 JP H0581087B2 JP 61237941 A JP61237941 A JP 61237941A JP 23794186 A JP23794186 A JP 23794186A JP H0581087 B2 JPH0581087 B2 JP H0581087B2
Authority
JP
Japan
Prior art keywords
frequency
output
alternating signal
calculation
band
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61237941A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6393221A (ja
Inventor
Fusashi Tashiro
Hiroshi Sato
Sumio Oomura
Hiroyuki Akyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP23794186A priority Critical patent/JPS6393221A/ja
Publication of JPS6393221A publication Critical patent/JPS6393221A/ja
Publication of JPH0581087B2 publication Critical patent/JPH0581087B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Logic Circuits (AREA)
JP23794186A 1986-10-08 1986-10-08 周波数論理装置 Granted JPS6393221A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23794186A JPS6393221A (ja) 1986-10-08 1986-10-08 周波数論理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23794186A JPS6393221A (ja) 1986-10-08 1986-10-08 周波数論理装置

Publications (2)

Publication Number Publication Date
JPS6393221A JPS6393221A (ja) 1988-04-23
JPH0581087B2 true JPH0581087B2 (enrdf_load_stackoverflow) 1993-11-11

Family

ID=17022728

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23794186A Granted JPS6393221A (ja) 1986-10-08 1986-10-08 周波数論理装置

Country Status (1)

Country Link
JP (1) JPS6393221A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6877627B2 (en) 2003-01-28 2005-04-12 Ti Group Automotive Systems, L.L.C. Fuel tank

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5372965U (enrdf_load_stackoverflow) * 1976-11-19 1978-06-19
JPS6024723A (ja) * 1983-07-20 1985-02-07 Hitachi Ltd 論理装置

Also Published As

Publication number Publication date
JPS6393221A (ja) 1988-04-23

Similar Documents

Publication Publication Date Title
US6323677B1 (en) Programmable logic device circuitry for improving multiplier speed and/or efficiency
US5835998A (en) Logic cell for programmable logic devices
EP0322618A2 (en) Clock selection circuit
EP0613249A1 (en) Custom look-up table with reduced number of architecture bits
JPS63263480A (ja) 半導体集積論理回路
US3626202A (en) Logic circuit
US5331581A (en) Artificial random-number pattern generating circuit
US4937845A (en) Fast library element gray code generators without feedback and feedforward networks
US6147532A (en) PLL circuit capable of preventing malfunction of FF circuits connected thereto and semiconductor integrated circuit including the PLL circuit
US6304125B1 (en) Method for generating and distribution of polyphase clock signals
EP1116087A1 (en) Synchronous polyphase clock distribution system
DE69737573T2 (de) Redundantes Datenverarbeitungssystem
JPH0581087B2 (enrdf_load_stackoverflow)
Chiang et al. Hazard-free design of mixed operating mode asynchronous sequential circuits
US5321641A (en) Pseudo random pattern generation circuit
US3484701A (en) Asynchronous sequential switching circuit using a single feedback delay element
KR100187695B1 (ko) 검출 에러없이 입력신호의 에지를 검출하기 위한 에지 검출 회로
US7275224B2 (en) Method for providing an area optimized binary orthogonality checker
JPH049676Y2 (enrdf_load_stackoverflow)
SU949719A1 (ru) Сдвигающее устройство
JP2964799B2 (ja) 半導体集積回路
SU1741165A2 (ru) Спиральна однородна вычислительна структура
JPS63137339A (ja) ロジツクアレ−制御回路
JPH09135154A (ja) 信号遷移を検出しかつラッチしてパルス幅延長を施すパルス検出回路
JPS6095370A (ja) 集積回路装置

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term