JPH0571097B2 - - Google Patents
Info
- Publication number
- JPH0571097B2 JPH0571097B2 JP60214668A JP21466885A JPH0571097B2 JP H0571097 B2 JPH0571097 B2 JP H0571097B2 JP 60214668 A JP60214668 A JP 60214668A JP 21466885 A JP21466885 A JP 21466885A JP H0571097 B2 JPH0571097 B2 JP H0571097B2
- Authority
- JP
- Japan
- Prior art keywords
- memory
- address
- counter
- display
- memory address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Digital Computer Display Output (AREA)
- Image Generation (AREA)
- Controls And Circuits For Display Device (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60214668A JPS6275486A (ja) | 1985-09-30 | 1985-09-30 | メモリ領域制限回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60214668A JPS6275486A (ja) | 1985-09-30 | 1985-09-30 | メモリ領域制限回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6275486A JPS6275486A (ja) | 1987-04-07 |
| JPH0571097B2 true JPH0571097B2 (enExample) | 1993-10-06 |
Family
ID=16659587
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60214668A Granted JPS6275486A (ja) | 1985-09-30 | 1985-09-30 | メモリ領域制限回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6275486A (enExample) |
-
1985
- 1985-09-30 JP JP60214668A patent/JPS6275486A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6275486A (ja) | 1987-04-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4200869A (en) | Data display control system with plural refresh memories | |
| US4425559A (en) | Method and apparatus for generating line segments and polygonal areas on a raster-type display | |
| EP0473391B1 (en) | Display of scrolling background images composed of characters | |
| KR940006348B1 (ko) | 비트맵형 그래픽 단말장치 | |
| US4168488A (en) | Image rotation apparatus | |
| JPS60178492A (ja) | 画素デ−タ表示方法 | |
| JPS61151691A (ja) | 表示装置 | |
| EP0139095A2 (en) | Display selection in a raster scan display system | |
| US4837562A (en) | Smoothing device | |
| JPS642955B2 (enExample) | ||
| JPH0426273B2 (enExample) | ||
| JPH0571097B2 (enExample) | ||
| US4533911A (en) | Video display system for displaying symbol-fragments in different orientations | |
| US4297694A (en) | Symbol generator for a graphic console | |
| JP2678095B2 (ja) | 表示制御装置 | |
| EP0323636B1 (en) | Object display system | |
| JP2623541B2 (ja) | 画像処理装置 | |
| JPS6139677B2 (enExample) | ||
| JPS6237263Y2 (enExample) | ||
| JP2871164B2 (ja) | 画像処理装置 | |
| JP2591064B2 (ja) | 文字多重放送受信装置 | |
| JPS6024586A (ja) | 表示デ−タの処理回路 | |
| JP2674145B2 (ja) | 表示制御装置 | |
| US6795073B1 (en) | Character reading circuit | |
| JP2535841B2 (ja) | 表示制御装置 |