JPH0570182B2 - - Google Patents
Info
- Publication number
- JPH0570182B2 JPH0570182B2 JP8549190A JP4919085A JPH0570182B2 JP H0570182 B2 JPH0570182 B2 JP H0570182B2 JP 8549190 A JP8549190 A JP 8549190A JP 4919085 A JP4919085 A JP 4919085A JP H0570182 B2 JPH0570182 B2 JP H0570182B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- address
- bus
- memory
- node
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000012545 processing Methods 0.000 claims description 52
- 230000005540 biological transmission Effects 0.000 claims description 16
- 238000000034 method Methods 0.000 claims description 5
- 230000008569 process Effects 0.000 claims description 2
- 238000013500 data storage Methods 0.000 description 18
- 238000004364 calculation method Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 230000002093 peripheral effect Effects 0.000 description 5
- 230000006870 function Effects 0.000 description 4
- 238000004891 communication Methods 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 229930091051 Arenine Natural products 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 239000000872 buffer Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000003745 diagnosis Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000011017 operating method Methods 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 238000005192 partition Methods 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
- 238000012549 training Methods 0.000 description 1
Landscapes
- Information Transfer Systems (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB8406322 | 1984-03-10 | ||
| GB848406322A GB8406322D0 (en) | 1984-03-10 | 1984-03-10 | Data processing system |
| GB8420617 | 1984-08-14 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61856A JPS61856A (ja) | 1986-01-06 |
| JPH0570182B2 true JPH0570182B2 (ko) | 1993-10-04 |
Family
ID=10557886
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60049190A Granted JPS61856A (ja) | 1984-03-10 | 1985-03-11 | 実時間デ−タ処理装置 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JPS61856A (ko) |
| GB (1) | GB8406322D0 (ko) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5826060A (en) * | 1996-04-04 | 1998-10-20 | Westinghouse Electric Corporation | Stimulated simulator for a distributed process control system |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS54122060A (en) * | 1978-03-15 | 1979-09-21 | Nec Corp | Inter-processor information transfer system |
| JPS54122059A (en) * | 1978-03-15 | 1979-09-21 | Nec Corp | Inter-processor information transfer system |
| JPS5833766A (ja) * | 1981-08-22 | 1983-02-28 | Nippon Signal Co Ltd:The | マルチマイクロコンピユ−タ |
-
1984
- 1984-03-10 GB GB848406322A patent/GB8406322D0/en active Pending
-
1985
- 1985-03-11 JP JP60049190A patent/JPS61856A/ja active Granted
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS54122060A (en) * | 1978-03-15 | 1979-09-21 | Nec Corp | Inter-processor information transfer system |
| JPS54122059A (en) * | 1978-03-15 | 1979-09-21 | Nec Corp | Inter-processor information transfer system |
| JPS5833766A (ja) * | 1981-08-22 | 1983-02-28 | Nippon Signal Co Ltd:The | マルチマイクロコンピユ−タ |
Also Published As
| Publication number | Publication date |
|---|---|
| GB8406322D0 (en) | 1984-04-11 |
| JPS61856A (ja) | 1986-01-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4991079A (en) | Real-time data processing system | |
| CA1310129C (en) | Interface of non-fault tolerant components to fault tolerant system | |
| KR101341286B1 (ko) | 멀티-포트 메모리 디바이스의 포트간 통신 | |
| US5255367A (en) | Fault tolerant, synchronized twin computer system with error checking of I/O communication | |
| EP0306244B1 (en) | Fault tolerant computer system with fault isolation | |
| US5255369A (en) | Multiprocessor system with reflective memory data transfer device | |
| EP0450233B1 (en) | Bus access for digital computer system | |
| US6078970A (en) | System for determining adapter interrupt status where interrupt is sent to host after operating status stored in register is shadowed to host memory | |
| EP0063334B1 (en) | Data processing apparatus for a multiprocessor system | |
| US4907228A (en) | Dual-rail processor with error checking at single rail interfaces | |
| US4204251A (en) | Interconnection unit for multiple data processing systems | |
| US5327570A (en) | Multiprocessor system having local write cache within each data processor node | |
| US4608631A (en) | Modular computer system | |
| EP0062667B1 (en) | Improved system for interrupt arbitration | |
| GB1572972A (en) | Data processing apparatus | |
| JPH0666821B2 (ja) | デ−タ通信コントロ−ラ | |
| GB2148563A (en) | Multiprocessor system | |
| JPH0374760A (ja) | データ処理システム | |
| US5313620A (en) | Selective receiver for each processor in a multiple processor system | |
| US5581732A (en) | Multiprocessor system with reflective memory data transfer device | |
| US7043612B2 (en) | Compute node to mesh interface for highly scalable parallel processing system and method of exchanging data | |
| EP0251686B1 (en) | Method and apparatus for sharing information between a plurality of processing units | |
| US6216193B1 (en) | Apparatus and method in a network interface for recovering from complex PCI bus termination conditions | |
| JPH0570182B2 (ko) | ||
| US7146405B2 (en) | Computer node architecture comprising a dedicated middleware processor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |