JPH0561675B2 - - Google Patents

Info

Publication number
JPH0561675B2
JPH0561675B2 JP58018315A JP1831583A JPH0561675B2 JP H0561675 B2 JPH0561675 B2 JP H0561675B2 JP 58018315 A JP58018315 A JP 58018315A JP 1831583 A JP1831583 A JP 1831583A JP H0561675 B2 JPH0561675 B2 JP H0561675B2
Authority
JP
Japan
Prior art keywords
data
register
unit
array
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58018315A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59144977A (ja
Inventor
Takahide Oogami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP1831583A priority Critical patent/JPS59144977A/ja
Publication of JPS59144977A publication Critical patent/JPS59144977A/ja
Publication of JPH0561675B2 publication Critical patent/JPH0561675B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
JP1831583A 1983-02-07 1983-02-07 アレイ演算用デ−タ処理装置 Granted JPS59144977A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1831583A JPS59144977A (ja) 1983-02-07 1983-02-07 アレイ演算用デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1831583A JPS59144977A (ja) 1983-02-07 1983-02-07 アレイ演算用デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS59144977A JPS59144977A (ja) 1984-08-20
JPH0561675B2 true JPH0561675B2 (enExample) 1993-09-06

Family

ID=11968174

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1831583A Granted JPS59144977A (ja) 1983-02-07 1983-02-07 アレイ演算用デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS59144977A (enExample)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5819955A (ja) * 1981-07-29 1983-02-05 Toshiba Corp 画像メモリ装置

Also Published As

Publication number Publication date
JPS59144977A (ja) 1984-08-20

Similar Documents

Publication Publication Date Title
US5832290A (en) Apparatus, systems and method for improving memory bandwidth utilization in vector processing systems
US4399503A (en) Dynamic disk buffer control unit
US4325116A (en) Parallel storage access by multiprocessors
WO1994003860A1 (en) Massively parallel computer including auxiliary vector processor
JP2002509312A (ja) 不整列データ・アクセスを実行するためのデータ整列バッファを有するディジタル信号プロセッサ
JPH04343151A (ja) メモリアクセス装置
JPH0128409B2 (enExample)
JPH0248931B2 (enExample)
JPS5911921B2 (ja) 数値制御装置
EP0381059A2 (en) Arithmetic element controller
JPH0282330A (ja) ムーブアウト・システム
RU2066067C1 (ru) Центральный процессор для многопроцессорной вычислительной системы
JPS5832427B2 (ja) 多重情報処理システム
US6647450B1 (en) Multiprocessor computer systems with command FIFO buffer at each target device
US6349370B1 (en) Multiple bus shared memory parallel processor and processing method
JPH0561675B2 (enExample)
JPH0192851A (ja) アドレス空間切替装置
GB2039395A (en) Processor controlled interface system
JP3511529B2 (ja) 複合演算処理装置
JPH0346862B2 (enExample)
JPS6023384B2 (ja) アレイ・プロセツサにおける内部メモリ制御方式
JP2006515446A (ja) 関連アプリケーションを相互参照するカルテシアンコントローラを有するデータ処理システム
JP2647092B2 (ja) マルチプロセツサシステム
JP3607548B2 (ja) ベクトル演算装置
JPS60134940A (ja) 情報処理装置のレジスタ選択方式