JPH0535457B2 - - Google Patents

Info

Publication number
JPH0535457B2
JPH0535457B2 JP60087333A JP8733385A JPH0535457B2 JP H0535457 B2 JPH0535457 B2 JP H0535457B2 JP 60087333 A JP60087333 A JP 60087333A JP 8733385 A JP8733385 A JP 8733385A JP H0535457 B2 JPH0535457 B2 JP H0535457B2
Authority
JP
Japan
Prior art keywords
peripheral device
cpu
peripheral
address
configuration
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60087333A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60238961A (ja
Inventor
Hooru Deitsukii Jeimuzu
Emu Rabinoitsutsu Deibitsudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HP Inc
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Priority to JP60087333A priority Critical patent/JPS60238961A/ja
Publication of JPS60238961A publication Critical patent/JPS60238961A/ja
Publication of JPH0535457B2 publication Critical patent/JPH0535457B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/177—Initialisation or configuration control

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP60087333A 1984-05-11 1985-04-23 情報処理装置 Granted JPS60238961A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60087333A JPS60238961A (ja) 1984-05-11 1985-04-23 情報処理装置

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP60087333A JPS60238961A (ja) 1984-05-11 1985-04-23 情報処理装置
US609376 1990-11-05

Publications (2)

Publication Number Publication Date
JPS60238961A JPS60238961A (ja) 1985-11-27
JPH0535457B2 true JPH0535457B2 (OSRAM) 1993-05-26

Family

ID=13911944

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60087333A Granted JPS60238961A (ja) 1984-05-11 1985-04-23 情報処理装置

Country Status (1)

Country Link
JP (1) JPS60238961A (OSRAM)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62172476A (ja) * 1986-01-24 1987-07-29 Asahi Optical Co Ltd 測定デ−タ処理装置
US5220654A (en) * 1991-03-28 1993-06-15 International Business Machines Corp. Method and system for managing an operating system definition of a dynamically modifiable i/o configuration

Also Published As

Publication number Publication date
JPS60238961A (ja) 1985-11-27

Similar Documents

Publication Publication Date Title
US4775931A (en) Dynamically configured computing device
US5491804A (en) Method and apparatus for automatic initialization of pluggable option cards
US5724529A (en) Computer system with multiple PC card controllers and a method of controlling I/O transfers in the system
CA1335843C (en) Programmable option select
US5446869A (en) Configuration and RAM/ROM control of PCI extension card residing on MCA adapter card
USRE44270E1 (en) System for providing access of multiple data buffers to a data retaining and processing device
US6070204A (en) Method and apparatus for using universal serial bus keyboard to control DOS operations
US5129069A (en) Method and apparatus for automatic memory configuration by a computer
US5623697A (en) Bridge between two buses of a computer system with a direct memory access controller having a high address extension and a high count extension
JPS61107447A (ja) 固定アドレス空間を有するデ−タ処理システム
US6128718A (en) Apparatus and method for a base address register on a computer peripheral device supporting configuration and testing of address space size
US5928338A (en) Method for providing temporary registers in a local bus device by reusing configuration bits otherwise unused after system reset
US5127096A (en) Information processor operative both in direct mapping and in bank mapping, and the method of switching the mapping schemes
US5535349A (en) Data processing system and method for providing chip selects to peripheral devices
GB2246002A (en) Self configuring cache for microprocessor
JPH0535457B2 (OSRAM)
US5408666A (en) Method and apparatus for loading a program into a program memory from a mailbox or an external ROM
US5828857A (en) ASIC cell implementation of a bus controller with programmable timing value registers for the apple desktop bus
US8219736B2 (en) Method and apparatus for a data bridge in a computer system
US6735655B1 (en) Interrupt request controller
US7568061B2 (en) Initializing expansion adapters installed in a computer system having similar expansion adapters
US5561813A (en) Circuit for resolving I/O port address conflicts
JPH0430059B2 (OSRAM)
JPS603049A (ja) バスインタ−フエ−ス装置
KR950001929B1 (ko) 다단 송수신 데이타의 중계제어장치 및 그 방법

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term