JPH0534696B2 - - Google Patents

Info

Publication number
JPH0534696B2
JPH0534696B2 JP58035971A JP3597183A JPH0534696B2 JP H0534696 B2 JPH0534696 B2 JP H0534696B2 JP 58035971 A JP58035971 A JP 58035971A JP 3597183 A JP3597183 A JP 3597183A JP H0534696 B2 JPH0534696 B2 JP H0534696B2
Authority
JP
Japan
Prior art keywords
data
bit
instruction
stage
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58035971A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59161730A (ja
Inventor
Shigeo Abe
Tadaaki Bando
Masao Takato
Hidekazu Matsumoto
Hideyuki Hara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58035971A priority Critical patent/JPS59161730A/ja
Publication of JPS59161730A publication Critical patent/JPS59161730A/ja
Publication of JPH0534696B2 publication Critical patent/JPH0534696B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G06F9/30014—Arithmetic instructions with variable precision

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Advance Control (AREA)
JP58035971A 1983-03-07 1983-03-07 パイプライン演算器 Granted JPS59161730A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58035971A JPS59161730A (ja) 1983-03-07 1983-03-07 パイプライン演算器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58035971A JPS59161730A (ja) 1983-03-07 1983-03-07 パイプライン演算器

Publications (2)

Publication Number Publication Date
JPS59161730A JPS59161730A (ja) 1984-09-12
JPH0534696B2 true JPH0534696B2 (esLanguage) 1993-05-24

Family

ID=12456803

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58035971A Granted JPS59161730A (ja) 1983-03-07 1983-03-07 パイプライン演算器

Country Status (1)

Country Link
JP (1) JPS59161730A (esLanguage)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5730042A (en) * 1980-07-30 1982-02-18 Nippon Telegr & Teleph Corp <Ntt> Control system for instruction executing sequence

Also Published As

Publication number Publication date
JPS59161730A (ja) 1984-09-12

Similar Documents

Publication Publication Date Title
US4639886A (en) Arithmetic system having pipeline structure arithmetic means
US5682545A (en) Microcomputer having 16 bit fixed length instruction format
US4578750A (en) Code determination using half-adder based operand comparator
EP0500151B1 (en) Microprogram control unit
US5497468A (en) Data processor that utilizes full data width when processing a string operation
US5381360A (en) Modulo arithmetic addressing circuit
JPH07225671A (ja) 結果正規化機構と動作の方法
US4949291A (en) Apparatus and method for converting floating point data formats in a microprocessor
US4539635A (en) Pipelined digital processor arranged for conditional operation
US5704052A (en) Bit processing unit for performing complex logical operations within a single clock cycle
US5682531A (en) Central processing unit
EP0094535B1 (en) Pipe-line data processing system
EP0093430A2 (en) Pipeline data processing system
US4773035A (en) Pipelined data processing system utilizing ideal floating point execution condition detection
JPS6014338A (ja) 計算機システムにおける分岐機構
US5546551A (en) Method and circuitry for saving and restoring status information in a pipelined computer
JP2006518060A (ja) 単一命令多重データ管理のための方法および計算機プログラム
US5265204A (en) Method and apparatus for bit operational process
EP0936537B1 (en) Cyclic redundancy check in a computer system
JP2000039995A (ja) 高性能マイクロプロセッサで使用するためのフレキシブル累算レジスタファイル
JPH0534696B2 (esLanguage)
JPS5968058A (ja) フロ−テイング乗算器
US4991130A (en) Normalization control system for floating point arithmetic operation
US4604722A (en) Decimal arithmetic logic unit for doubling or complementing decimal operand
US7237000B2 (en) Speed of execution of a conditional subtract instruction and increasing the range of operands over which the instruction would be performed correctly