JPH05335739A - Manufacture of multilayer printed wiring board - Google Patents

Manufacture of multilayer printed wiring board

Info

Publication number
JPH05335739A
JPH05335739A JP13639192A JP13639192A JPH05335739A JP H05335739 A JPH05335739 A JP H05335739A JP 13639192 A JP13639192 A JP 13639192A JP 13639192 A JP13639192 A JP 13639192A JP H05335739 A JPH05335739 A JP H05335739A
Authority
JP
Japan
Prior art keywords
prepreg
printed wiring
wiring board
multilayer printed
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP13639192A
Other languages
Japanese (ja)
Other versions
JP3396491B2 (en
Inventor
Shinichi Kazama
真一 風間
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Chemical Corp
Original Assignee
Toshiba Chemical Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Chemical Corp filed Critical Toshiba Chemical Corp
Priority to JP13639192A priority Critical patent/JP3396491B2/en
Publication of JPH05335739A publication Critical patent/JPH05335739A/en
Application granted granted Critical
Publication of JP3396491B2 publication Critical patent/JP3396491B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Reinforced Plastic Materials (AREA)
  • Laminated Bodies (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

PURPOSE:To liberate and remove stress generated at the time of manufacturing a bonding sheet in order to prevent a size change inside a process at the time of manufacturing a multilayer printed wiring board. CONSTITUTION:Prepreg 2a obtained by performing coating of epoxy resin in an epoxy resin tank 3 and drying thereof in a drying tower 6 on a running glass cloth 2 is supported and fixed by means of two pieces of pinch rollers 9, 10 in its horizontally running part, and heat treatment is performed on the slack part 2a1 formed between them by a far infrared ray furnace 11 so as to liberate and remove stress generated on the prepreg 2a during coating and drying in the molten and semisolidified state of the prepreg 2a in order to perform secondary molding having this prepreg as a bonding sheet.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は多層プリント配線板の製
造方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a multilayer printed wiring board.

【0002】[0002]

【従来の技術】電子機器の高速度化にともない、配線長
やスルーホール間隔はますます微細化されている。そし
て、多層プリント配線板の製造に際しては、内層回路板
同士や外層導電層のボンディングを行うのに、ボンディ
ング両者間にプリプレグを介在させ、二次成形を施して
いるが、この二次成形に際して内層回路板に伸縮を生じ
ることがある。この伸縮によってボンディング両者の回
路パターン間にずれを生じるが、このずれはパターンの
微細化、高密度化が著しい現今にあっては重大な問題と
なっている。
2. Description of the Related Art With increasing speed of electronic equipment, wiring lengths and through-hole intervals are becoming finer. Then, in the production of a multilayer printed wiring board, in order to bond the inner layer circuit boards to each other and the outer conductive layer, a prepreg is interposed between the both to perform secondary molding. The circuit board may expand or contract. This expansion and contraction causes a deviation between the circuit patterns of both the bonding and the deviation, which is a serious problem in the present circumstances where the patterns are becoming finer and the density is higher.

【0003】上記の二次成形時の内層回路板の伸縮(以
下工程内寸法変化と呼ぶ)の原因としては、プリプレグ
がテンションの作用した状態で塗工、乾燥が施されてい
るため、プリプレグには応力が作用していることがあ
る。すなわち、二次成形時において圧力が掛けられ、溶
融状態にある内層回路板に、前記応力が影響を与えるも
のと考えられる。前記内層回路板は、プリプレグ塗工時
にテンションが作用していた方向には収縮し、それ以外
の方向にはあまり収縮しない。
The cause of expansion and contraction of the inner layer circuit board (hereinafter referred to as dimensional change in process) at the time of the secondary molding is that the prepreg is applied and dried because tension is applied to the prepreg. May be under stress. That is, it is considered that the stress exerts an influence on the inner layer circuit board which is in a molten state when pressure is applied during the secondary molding. The inner layer circuit board shrinks in the direction in which the tension is applied during the prepreg coating, and does not shrink much in the other directions.

【0004】上記のような工程内寸法変化を防止するた
め、プリプレグの基材であるガラスクロスの繊維を前記
塗工時にテンションの作用する方向において密にした
り、塗工時に作用するテンションを小さくするため塗工
速度を低くする等の手段が採用されている。
In order to prevent the dimensional change in the process as described above, the fibers of the glass cloth, which is the base material of the prepreg, are made dense in the direction in which the tension acts during the coating, or the tension acting during the coating is reduced. Therefore, measures such as lowering the coating speed have been adopted.

【0005】[0005]

【発明が解決しようとする課題】しかしながら、上記の
防止手段を採用したとしても、生産性やガラスクロスの
規格適性等の面で問題があるだけでなく、前記応力が完
全になくなるわけではないので工程内寸法変化の完全な
解決策とはならない。
However, even if the above-mentioned preventive means is adopted, not only there is a problem in terms of productivity, suitability for specification of glass cloth, etc., but also the stress is not completely eliminated. It is not a complete solution for in-process dimensional change.

【0006】本発明は上記の事情に基づきなされたもの
で、ガラスクロスの構成、プリプレグの製造法の如何に
かかわらず、工程内寸法変化を生じるおそれのない多層
プリント配線板の製造方法を提供する。
The present invention has been made in view of the above circumstances, and provides a method for manufacturing a multilayer printed wiring board which does not cause a dimensional change in the process regardless of the structure of the glass cloth and the method of manufacturing the prepreg. ..

【0007】[0007]

【課題を解決するための手段】本発明の多層プリント配
線板の製造方法は、回路パターンが形成された内層回路
板、ボンディングシートとしてのプリプレグ、外層導電
層を一体化させて多層プリント配線板を製造するに際し
て、前記プリプレグにテンションが作用していない状態
で一旦溶融させる工程を施すことをと特徴とする。
A method for manufacturing a multilayer printed wiring board according to the present invention is a multilayer printed wiring board in which an inner layer circuit board having a circuit pattern, a prepreg as a bonding sheet, and an outer conductive layer are integrated. At the time of manufacturing, a step of once melting the prepreg in a state where no tension is applied is characterized.

【0008】[0008]

【作用】上記構成の本発明の多層プリント配線板の製造
方法においては、上記プリプレグを一旦溶融させる工程
において、プリプレグの塗工、乾燥時にプリプレグに発
生した応力は開放、除去されるので、二次成形時の工程
内寸法変化は防止される。
In the method for manufacturing a multilayer printed wiring board of the present invention having the above-mentioned structure, the stress generated in the prepreg during coating and drying of the prepreg is released and removed in the step of once melting the prepreg. In-process dimensional change during molding is prevented.

【0009】[0009]

【実施例】本発明はボンディングされる両者間に介在さ
せる以前において、プリプレグの応力を除去すれば二次
成形時における工程内寸法変化を防止し得るとの知見に
基づく。すなわち、外力の作用していない状態で半硬化
状態のプリプレグを一旦溶融し、これによりプリプレグ
製造時に発生した応力を開放、除去しこれをボンディン
グ両者間に介在させて二次成形を行えば、前記の工程内
寸法変化を完全に防止し得る。
EXAMPLES The present invention is based on the knowledge that, before the interposition between the two to be bonded, the stress in the prepreg can be removed to prevent the dimensional change in the process during the secondary molding. That is, if the prepreg in a semi-cured state is once melted in the state where no external force is acting, the stress generated at the time of prepreg production is released and removed, and this is interposed between the bonding both to perform secondary molding, It is possible to completely prevent the dimensional change in the process.

【0010】通常のプリプレグは、その塗工時、乾燥時
に20kgf /m〜60kgf /mのテンションが作用して
おり、このような状態で製造したプリプレグをボンディ
ングシートとして二次成形を行えば、二次成形時の温度
による加熱溶融によって前記プリプレグにはもとに戻ろ
うとする力が作用し、工程内寸法変化を生じる。よっ
て、本発明においては上記プリプレグを、テンションが
10kgf /m以下望ましくは0〜2kgf /mの状態で溶
融させ、半硬化させることによってプリプレグ製造時に
生じた応力を開放、除去するものである。これにより、
工程内寸法変化は最小限とされる。
A normal prepreg has a tension of 20 kgf / m to 60 kgf / m during coating and drying, and if the prepreg manufactured in such a state is used as a bonding sheet for secondary molding, Due to the heating and melting due to the temperature at the time of the subsequent molding, a force for returning to the original acts on the prepreg, causing a dimensional change in the process. Therefore, in the present invention, the above prepreg is melted in a tension of 10 kgf / m or less, preferably 0 to 2 kgf / m, and semi-cured to release and remove the stress generated during the prepreg production. This allows
In-process dimensional changes are minimized.

【0011】なお、本発明において使用される内層回路
板は一般慣用の内層回路板であってよく、何等特殊なも
のを必要としない。すなわち、慣用のガラスクロス基材
エポキシ、ガラスクロス基材ポリイミド等の両面銅張積
層板等が使用される。
The inner layer circuit board used in the present invention may be a commonly used inner layer circuit board, and does not require any special one. That is, a double-sided copper clad laminate such as a conventional glass cloth base material epoxy or glass cloth base material polyimide is used.

【0012】また、上記プリプレグとしては多層プリン
ト配線板用として使用されるものであれば適宜のものを
使用することができ、特殊なものを準備する必要はな
い。
Any appropriate prepreg can be used as long as it is used for a multilayer printed wiring board, and it is not necessary to prepare a special prepreg.

【0013】さらに、外層導電層としては銅箔等の金属
箔を使用してもよいが、積層成形後においてアディティ
ブ法等によって形成したものであってもよい。
Further, a metal foil such as a copper foil may be used as the outer conductive layer, but may be formed by an additive method or the like after laminating and molding.

【0014】以下、具体例を挙げて本発明の一実施例に
つき説明する。
An embodiment of the present invention will be described below with reference to specific examples.

【0015】(1)ガラスクロス基材エポキシ樹脂銅張
積層板( 厚さ0.2mm)に回路を形成し、表面に酸化処
理を施してこれを内層回路板とした。
(1) A circuit was formed on a glass cloth base material epoxy resin copper clad laminate (thickness: 0.2 mm), and the surface was subjected to an oxidation treatment to form an inner layer circuit board.

【0016】(2)2116タイプの厚さ100μのガ
ラスクロスに熱硬化性エポキシ樹脂を塗工した。この
際、プリプレグが半硬化する状態で作用していたテンシ
ョンは30kgf /mであった。
(2) A thermosetting epoxy resin was applied to a 2116 type glass cloth having a thickness of 100 μm. At this time, the tension acting on the prepreg in a semi-cured state was 30 kgf / m.

【0017】(3)上記のようにして得られたプリプレ
グにテンションがかからない状態で遠赤外線を照射し、
融点70℃に対して90℃まで加熱し、溶融させた。 (4)上記の処理を施したプリプレグをボンディングシ
ートとして、(1)項に示した内層回路板と厚さ18μ
の外層銅箔を組み合わせて、SUS板間に挟み、30kg
f /cm2 、170℃×2hrの条件で二次成形を行い、
多層銅張積層板を得た。なお、その構成はプリプレグ片
側2枚づつの4層板である。
(3) The prepreg obtained as described above is irradiated with far infrared rays in a state where no tension is applied,
The melting point of 70 ° C. was heated to 90 ° C. to melt. (4) Using the prepreg subjected to the above treatment as a bonding sheet, the inner layer circuit board and the thickness of 18 μm shown in (1) are used.
Combined with the outer layer copper foil, sandwiched between SUS plates, 30kg
Secondary molding is performed under the conditions of f / cm 2 and 170 ° C. × 2 hr.
A multilayer copper clad laminate was obtained. The structure is a four-layer plate with two prepregs on each side.

【0018】上記実施例と比較するため、上記(1)〜
(4)の工程中の(3)の工程を省いて多層銅張積層板
を構成した。これを比較例1とする。
In order to compare with the above embodiment, the above (1)-
The multilayer copper clad laminate was constructed by omitting the step (3) in the step (4). This is Comparative Example 1.

【0019】また、上記(1)〜(4)の工程中の
(2)の工程における塗工条件を変更し、テンションが
10kgf /mになるようにし、且つ上記(3)の工程を
省いて多層銅張積層板を構成した。これを比較例2とす
る。
Further, the coating conditions in the step (2) of the steps (1) to (4) are changed so that the tension is 10 kgf / m, and the step (3) is omitted. A multilayer copper clad laminate was constructed. This is Comparative Example 2.

【0020】下表は本発明の前記実施例および前記各比
較例の二次成形におけるパターン収縮率を比較して示
す。
The following table shows a comparison of the pattern shrinkage rates in the secondary molding of the above-mentioned examples of the present invention and the above-mentioned respective comparative examples.

【0021】[0021]

【表1】 上記の表から本発明の製造方法によれば、工程内寸法変
化を最小限となし得ることが分かる。
[Table 1] From the above table, it can be seen that the manufacturing method of the present invention can minimize the dimensional change in the process.

【0022】なお、図1は本発明の上記実施例を実行す
べき製造装置の一例を示している。この図において、ガ
ラスクロスロール1から引き出されたガラスクロス2は
エポキシ樹脂槽3の手前上方のガイドロール4、エポキ
シ樹脂槽3内のガイドロール5を経由し、エポキシ樹脂
の塗工がなされた後、乾燥塔6内に進行し上部のガイド
ロール7で折り返されて、前記乾燥塔6を通過しこの間
に前記エポキシ樹脂の乾燥がなされ、プリプレグ2aと
される。次いで、このプリプレグ2aは乾燥塔6外の下
方に設けたガイドロール8でその進行方向を水平方向に
転じる。
FIG. 1 shows an example of a manufacturing apparatus for carrying out the above embodiment of the present invention. In this figure, the glass cloth 2 drawn out from the glass cloth roll 1 passes through a guide roll 4 in the upper front side of the epoxy resin tank 3 and a guide roll 5 in the epoxy resin tank 3, and after the epoxy resin is coated. The prepreg 2a advances into the drying tower 6, is folded back by the upper guide roll 7, passes through the drying tower 6, and the epoxy resin is dried during this time. Then, the prepreg 2a is guided by a guide roll 8 provided below the drying tower 6 to turn its traveling direction to a horizontal direction.

【0023】前記プリプレグ2aの水平方向の走部に
は、或る間隔を隔てて2個のピンチローラ9、10が設
けられ、前記プリプレグ2aにはそれ等のピンチローラ
9、10間で弛み部2a1が形成され、この弛み部2a1に
おいて遠赤外線炉11によって熱処理を施される。な
お、遠赤外線炉11を通過したプリプレグ2aは、プリ
プレグロール12に巻き取られる。
Two pinch rollers 9 and 10 are provided in the horizontal running portion of the prepreg 2a with a certain space therebetween, and the prepreg 2a has a slack portion between the pinch rollers 9 and 10. 2a1 is formed, and the slack portion 2a1 is heat-treated by the far-infrared furnace 11. The prepreg 2 a that has passed through the far-infrared furnace 11 is wound around the prepreg roll 12.

【0024】上記構成の製造装置においては、遠赤外線
炉11の前後においてプリプレグ2aはピンチローラ
9、10によって保持されており、それ等のピンチロー
ラ間において弛み部2a1を形成されているため、プリプ
レグ2aの送りに伴うテンションは前記ピンチローラ
9、10間においては遮断されている。すなわち、エポ
キシ樹脂をエポキシ樹脂槽3において塗工され乾燥塔6
においてこれを乾燥されてなるプリプレグ2aは、テン
ションの全く作用しない状態で遠赤外線炉11により一
旦加熱溶融、半硬化されるため、テンションの作用下に
おけるエポキシ樹脂の塗工、乾燥によりプリプレグ2a
において生じていた応力は開放除去される。この製造装
置は、前記(3)の工程を実施するものである。
In the manufacturing apparatus having the above construction, the prepreg 2a is held by the pinch rollers 9 and 10 before and after the far-infrared furnace 11, and the slack portion 2a1 is formed between these pinch rollers, so that the prepreg 2a1 is formed. The tension associated with the feeding of 2a is blocked between the pinch rollers 9 and 10. That is, the epoxy resin is applied in the epoxy resin tank 3 and the drying tower 6
Since the prepreg 2a obtained by drying the prepreg 2a is once heated and melted and semi-cured by the far-infrared furnace 11 in a state where no tension acts, the prepreg 2a is coated and dried under the action of tension.
The stress that had been generated in is released and removed. This manufacturing apparatus carries out the step (3).

【0025】なお、図1に示した製造装置は塗工、乾
燥、応力除去を一連の連続した作業として実施するもの
であるが、乾燥塔6を出た段階でプリプレグ2aを所要
寸法に切断し、この切断したものを適宜架台上に支持さ
せて上記装置におけると同様の熱処理を施せば、テンシ
ョンの作用していない状態での溶融、半硬化を実現する
ことができ、前工程において生じた応力を開放、除去す
ることができる。
The manufacturing apparatus shown in FIG. 1 carries out coating, drying and stress removal as a series of continuous operations. When the drying tower 6 is exited, the prepreg 2a is cut into a required size. , If this cut product is properly supported on a gantry and subjected to the same heat treatment as in the above device, melting and semi-curing can be realized in the state where no tension acts, and stress generated in the previous step Can be opened and removed.

【0026】[0026]

【発明の効果】上記から明らかなように本発明の多層プ
リント配線板の製造方法においては、二次成形時のボン
ディングシートとなるプリプレグの塗工、乾燥時に生じ
た応力を開放、除去してあるため、二次成形時における
回路パターンのずれ等を最小限とすることができ、微細
化、高密度化した多層プリント配線板を生産性よく製造
することができる。
As is apparent from the above, in the method for manufacturing a multilayer printed wiring board according to the present invention, the stress generated during the coating and drying of the prepreg which serves as the bonding sheet during the secondary molding is released and removed. Therefore, it is possible to minimize the deviation of the circuit pattern at the time of the secondary molding, and it is possible to manufacture the miniaturized and high-density multilayer printed wiring board with high productivity.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の製造方法を実施すべき製造装置の概略
図。
FIG. 1 is a schematic view of a manufacturing apparatus for carrying out a manufacturing method of the present invention.

【符号の説明】[Explanation of symbols]

1…ガラスクロスロール、 2…ガラスクロス、 2a
…プリプレグ、 3…エポキシ樹脂槽、 4,5,7、
8…ガイドロール、 6…乾燥塔、 11…遠赤外線
炉、 9,10…ピンチローラ、 12…プリプレグロ
ール。
1 ... Glass cloth roll, 2 ... Glass cloth, 2a
... prepreg, 3 ... epoxy resin tank, 4, 5, 7,
8 ... Guide roll, 6 ... Drying tower, 11 ... Far infrared furnace, 9, 10 ... Pinch roller, 12 ... Prepreg roll.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 回路パターンが形成された内層回路板、
ボンディングシートとしてのプリプレグ、外層導電層を
一体化させて多層プリント配線板を製造するに際して、
前記プリプレグにテンションが作用していない状態で一
旦溶融させる工程を施すことをと特徴とする多層プリン
ト配線板の製造方法。
1. An inner layer circuit board on which a circuit pattern is formed,
When manufacturing a multilayer printed wiring board by integrating a prepreg as a bonding sheet and an outer conductive layer,
A method for manufacturing a multilayer printed wiring board, characterized in that a step of temporarily melting the prepreg in a state where no tension is applied is performed.
JP13639192A 1992-05-28 1992-05-28 Method for producing prepreg for bonding sheet and method for producing multilayer printed wiring board Expired - Fee Related JP3396491B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13639192A JP3396491B2 (en) 1992-05-28 1992-05-28 Method for producing prepreg for bonding sheet and method for producing multilayer printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13639192A JP3396491B2 (en) 1992-05-28 1992-05-28 Method for producing prepreg for bonding sheet and method for producing multilayer printed wiring board

Publications (2)

Publication Number Publication Date
JPH05335739A true JPH05335739A (en) 1993-12-17
JP3396491B2 JP3396491B2 (en) 2003-04-14

Family

ID=15174067

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13639192A Expired - Fee Related JP3396491B2 (en) 1992-05-28 1992-05-28 Method for producing prepreg for bonding sheet and method for producing multilayer printed wiring board

Country Status (1)

Country Link
JP (1) JP3396491B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001315123A (en) * 2000-03-03 2001-11-13 Hitachi Chem Co Ltd Prepreg manufacturing method, prepreg, metal-clad laminated sheet and printed wiring board
JP2003008232A (en) * 2001-06-20 2003-01-10 Matsushita Electric Works Ltd Method of manufacturing prepreg

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001315123A (en) * 2000-03-03 2001-11-13 Hitachi Chem Co Ltd Prepreg manufacturing method, prepreg, metal-clad laminated sheet and printed wiring board
JP2003008232A (en) * 2001-06-20 2003-01-10 Matsushita Electric Works Ltd Method of manufacturing prepreg

Also Published As

Publication number Publication date
JP3396491B2 (en) 2003-04-14

Similar Documents

Publication Publication Date Title
US4670080A (en) Process and apparatus for producing metal-laminated base material for printed circuit boards
US4909886A (en) Process for producing copper-clad laminate
JP3396491B2 (en) Method for producing prepreg for bonding sheet and method for producing multilayer printed wiring board
JP3356560B2 (en) Flexible copper-clad laminated film and method for producing the same
JP3293655B2 (en) Manufacturing method of prepreg
JPH1134221A (en) Production of copper clad laminated sheet
JPH09307236A (en) Manufacture of multilayer printed wiring board and prepreg
JP2621359B2 (en) Method for manufacturing multilayer printed circuit board
JPH0959400A (en) Production of prepreg
JP3058045B2 (en) Manufacturing method of multilayer printed wiring board
JP2803579B2 (en) Circuit board manufacturing method and manufacturing apparatus
JP2002144432A (en) Method for adhering plastic film
JPH106400A (en) Laminating method and apparatus
JP2001150623A (en) Method of manufacturing laminated sheet
JP3456784B2 (en) Circuit forming substrate manufacturing method and circuit forming substrate manufacturing apparatus
JPH04165690A (en) Manufacture of single-sided copper-clad laminated board
JP2520706B2 (en) Manufacturing method of printed wiring board
JPH07202426A (en) Production of multilayer printed wiring board
JP2002096392A (en) Method for manufacturing laminate
JPH06106645A (en) Manufacture of copper-clad laminate
JP2001179877A (en) Method for manufacturing laminated sheet
JPH08125333A (en) Manufacture of multilayer printed circuit board
JPH04323033A (en) Manufacture of laminated board
JPH01215516A (en) Manufacture of metallic foil plated laminated sheet
JPS60189439A (en) Manufacture of metallic foil lined laminated board

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20030128

LAPS Cancellation because of no payment of annual fees