JPH0528863B2 - - Google Patents

Info

Publication number
JPH0528863B2
JPH0528863B2 JP62151826A JP15182687A JPH0528863B2 JP H0528863 B2 JPH0528863 B2 JP H0528863B2 JP 62151826 A JP62151826 A JP 62151826A JP 15182687 A JP15182687 A JP 15182687A JP H0528863 B2 JPH0528863 B2 JP H0528863B2
Authority
JP
Japan
Prior art keywords
processor
clock
time
processors
control block
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62151826A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63314669A (ja
Inventor
Shoichiro Nakai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP62151826A priority Critical patent/JPS63314669A/ja
Publication of JPS63314669A publication Critical patent/JPS63314669A/ja
Publication of JPH0528863B2 publication Critical patent/JPH0528863B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
JP62151826A 1987-06-17 1987-06-17 マルチプロセッサシステムにおけるクロック同期方式 Granted JPS63314669A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62151826A JPS63314669A (ja) 1987-06-17 1987-06-17 マルチプロセッサシステムにおけるクロック同期方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62151826A JPS63314669A (ja) 1987-06-17 1987-06-17 マルチプロセッサシステムにおけるクロック同期方式

Publications (2)

Publication Number Publication Date
JPS63314669A JPS63314669A (ja) 1988-12-22
JPH0528863B2 true JPH0528863B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-04-27

Family

ID=15527159

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62151826A Granted JPS63314669A (ja) 1987-06-17 1987-06-17 マルチプロセッサシステムにおけるクロック同期方式

Country Status (1)

Country Link
JP (1) JPS63314669A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Also Published As

Publication number Publication date
JPS63314669A (ja) 1988-12-22

Similar Documents

Publication Publication Date Title
Arvind Probabilistic clock synchronization in distributed systems
US4746920A (en) Method and apparatus for clock management
US8601165B2 (en) Method for synchronization in networks
US6351821B1 (en) System and method for synchronizing time across a computer cluster
Ricciardi et al. Using process groups to implement failure detection in asynchronous environments
US5041966A (en) Partially distributed method for clock synchronization
Agarwal et al. The Totem multiple-ring ordering and topology maintenance protocol
US20080052327A1 (en) Secondary Backup Replication Technique for Clusters
CN106156318B (zh) 一种实现多节点数据库高可用的系统及方法
CN110492967A (zh) 一种时间同步方法、中继设备及装置
JPH06242980A (ja) 冗長タスクの同期化システム
US6745339B2 (en) Method for dynamically switching fault tolerance schemes
Cristian et al. Agreeing on processor group membership in timed asynchronous distributed systems
KR20040078113A (ko) 고장에 대처할 수 있는 시간동기 기술
JPH0528863B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0528864B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
Törngren A perspective to the design of distributed real-time control applications based on CAN
CN113014347A (zh) 服务器时间同步方法、装置、计算机设备和存储介质
CN109088937B (zh) 一种基于统一管理的集群授权方法及装置
JPH0528865B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
Claesson et al. An efficient TDMA start-up and restart synchronization approach for distributed embedded systems
JPH0528867B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH07117940B2 (ja) マルチプロセッサシステムにおけるクロック同期方法
JPH0528866B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH01270119A (ja) マルチプロセッサシステムにおけるクロック同期方式