JPH05284752A - Controlling method for voltage type inverter - Google Patents

Controlling method for voltage type inverter

Info

Publication number
JPH05284752A
JPH05284752A JP4105313A JP10531392A JPH05284752A JP H05284752 A JPH05284752 A JP H05284752A JP 4105313 A JP4105313 A JP 4105313A JP 10531392 A JP10531392 A JP 10531392A JP H05284752 A JPH05284752 A JP H05284752A
Authority
JP
Japan
Prior art keywords
voltage
output
signal
inverter
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4105313A
Other languages
Japanese (ja)
Other versions
JP3212354B2 (en
Inventor
Tetsuya Nishijima
哲也 西嶋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toyo Electric Manufacturing Ltd
Original Assignee
Toyo Electric Manufacturing Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toyo Electric Manufacturing Ltd filed Critical Toyo Electric Manufacturing Ltd
Priority to JP10531392A priority Critical patent/JP3212354B2/en
Publication of JPH05284752A publication Critical patent/JPH05284752A/en
Application granted granted Critical
Publication of JP3212354B2 publication Critical patent/JP3212354B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Abstract

PURPOSE:To use in common with a system for suppressing an unstable output voltage due to an LC resonance and to operate without impairing features of both by inputting a predetermined delay time in a method for constantly controlling an output voltage due to a variation in an input power source voltage of an inverter. CONSTITUTION:A detected amount of a DC voltage detector 6 is once input to an integrator 14, and applied to a voltage operation corrector 11 for the variation in a power source voltage of a three-phase AC power source 1 through a delay of a set time constant. A voltage signal of a frequency setter 8 is converted to a frequency signal by a converter 9, and input to a voltage calculator 10. The corrector 11 corrects an output signal from the integrator 14 for a voltage signal to be output of the calculator 10, and outputs its output signal to an adder 13 as a voltage calculation correction amount. On the other hand, a DC component of an output of a variation of an intermediate DC voltage is cut at its DC component, and applied to the adder 13. It is added by the adder 13, its added result output is input to a PWM unit 12, and an induction motor 5 is PWM-controlled.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は電圧形インバータ装置に
用いられるパルス幅変調(PWM)制御方法の電圧形イ
ンバータ制御方法に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a voltage type inverter control method of a pulse width modulation (PWM) control method used in a voltage type inverter device.

【0002】[0002]

【従来の技術】従来の出力電圧安定回路が組込まれた電
圧形インバータを示す図3および図4を用いて説明す
る。図3,図4において、三相交流電源1は整流器2と
フイルタコンデンサ3によって直流電圧に変換され、例
えばトランジスタからなるインバータ部4で三相交流電
源に変換されて誘導電動機5が駆動される。また、周波
数設定器8の電圧信号103 は(周波数/電圧)の変換器
9によって周波数信号104 に変換され、電圧演算部10で
(電圧/周波数)比の電圧信号105 になる。
2. Description of the Related Art A conventional voltage source inverter incorporating an output voltage stabilizing circuit will be described with reference to FIGS. 3 and 4, the three-phase AC power supply 1 is converted into a DC voltage by the rectifier 2 and the filter capacitor 3, and is converted into the three-phase AC power supply by the inverter unit 4 including, for example, a transistor to drive the induction motor 5. Further, the voltage signal 103 of the frequency setter 8 is converted into the frequency signal 104 by the (frequency / voltage) converter 9, and becomes the voltage signal 105 of the (voltage / frequency) ratio in the voltage calculator 10.

【0003】ところで、一般に図3,図4に示した如く
に中間直流部に、コンデンサを有する電圧形インバータ
においては、インバータ出力電圧は入力電源電圧が変動
したときに比例して出力電圧が変るため、本来の出力電
圧と出力周波数の比を一定とした制御にならず、図3に
示す出力電圧一定制御方法が行なわれている。
By the way, generally, in a voltage source inverter having a capacitor in an intermediate DC portion as shown in FIGS. 3 and 4, the inverter output voltage changes proportionally when the input power supply voltage changes. The original output voltage-to-output frequency ratio control is not constant, but the constant output voltage control method shown in FIG. 3 is performed.

【0004】このような場合には、中間直流電圧を検出
する直流電圧検出器6による電圧信号101 の値をVDC
電圧演算部10の電圧信号105 の値をM,中間直流電圧の
基準設定値をVDC*とすると、電圧演算補正回路11の出
力106 はつぎの式(1)で表される。
In such a case, the value of the voltage signal 101 by the DC voltage detector 6 for detecting the intermediate DC voltage is V DC ,
When the value of the voltage signal 105 of the voltage calculation unit 10 is M and the reference setting value of the intermediate DC voltage is VDC *, the output 106 of the voltage calculation correction circuit 11 is expressed by the following equation (1).

【0005】 M・(VDC*・VDC) ─────────(1) そして、この出力106 によりパルス幅変調部(PWM
部)12によってパルス幅を変調することにより、インバ
ータ出力電圧を安定する方法が用いられていた。
M · (V DC * · V DC ) ────────── (1) Then, the pulse width modulation unit (PWM
Part) 12 to modulate the pulse width to stabilize the inverter output voltage.

【0006】また、負荷に誘導電動機が接続されたとき
の無負荷運転時,または軽負荷運転時には不安定動作が
発生することがある。これは、誘導電動機のインダクタ
ンス分(以下Lと称する)と、インバータ本体の前述の
コンデンサの容量分(以下Cと称する)とにより、LC
共振が発生し、インバータの出力電圧が不安定となるこ
とが良く知られている。
Further, unstable operation may occur during no-load operation when the induction motor is connected to the load or during light-load operation. This is due to the inductance of the induction motor (hereinafter referred to as L) and the capacitance of the above-mentioned capacitor of the inverter body (hereinafter referred to as C).
It is well known that resonance causes the output voltage of the inverter to become unstable.

【0007】この場合、中間直流部の電圧の変化分ΔV
DCを検出し、サンプル時間ΔT,補正ゲインKに対し、
図4に示される電圧変動検出回路7出力の電圧信号102
である電圧補正分は式(2)で表される。
In this case, the change amount ΔV of the voltage of the intermediate DC part
DC is detected, and for sample time ΔT and correction gain K,
The voltage signal 102 output from the voltage fluctuation detection circuit 7 shown in FIG.
The voltage correction component is expressed by the equation (2).

【0008】 (ΔVDC/ΔT)・K ───────────(2) そして、この検出結果が加算器13にて電圧演算部10出力
の電圧信号105 と演算され、さらにその出力108 により
PWM部12によってパルス幅を変調することにより安定
が図られるものとなる。さらには、これら図3,図4に
示される如き両者の制御法個々に用いられていた。
(ΔV DC / ΔT) · K ─────────── (2) Then, this detection result is calculated by the adder 13 as the voltage signal 105 output from the voltage calculation unit 10, and The output section 108 modulates the pulse width by the PWM section 12 to achieve stability. Furthermore, these two control methods as shown in FIGS. 3 and 4 have been used individually.

【0009】[0009]

【発明が解決しようとする課題】従来方式による両者
は、共に検出する個所が同一であり同様に電圧パルス幅
を制御するため、PWMインバータでは両者を併用する
ことは困難とされていた。その理由は、インバータのコ
ンデンサと負荷の誘導電動機のインダクタンスとのLC
共振によるインバータ出力電圧の変動を抑制する場合、
中間直流電圧が上昇すれば電圧パルス幅を広げ、下降す
れば電圧パルス幅を狭める動作により、出力電圧の不安
定を抑制する制御を行う。
Since both of the conventional systems detect the same point and control the voltage pulse width in the same manner, it has been difficult to use both in a PWM inverter. The reason is that LC of the capacitor of the inverter and the inductance of the induction motor of the load
When suppressing the fluctuation of the inverter output voltage due to resonance,
When the intermediate DC voltage rises, the voltage pulse width is widened, and when the intermediate DC voltage falls, the voltage pulse width is narrowed, thereby performing control for suppressing instability of the output voltage.

【0010】一方、入力電源電圧の変動に対する出力電
圧の一定制御では、中間直流電圧が上昇すれば電圧パル
ス幅を狭ばめ、下降すれば電圧パルス幅を広げ、出力電
圧一定制御を行うように作用する。よって、この二つの
制御法は同一情報により制御するにも拘らず、互いに打
ち消す方向に作用するようになっている。すなわち、併
用した場合には両者の本来の機能が作用せず、逆に不安
定を助長することになっていた。
On the other hand, in the constant control of the output voltage with respect to the fluctuation of the input power supply voltage, the voltage pulse width is narrowed if the intermediate DC voltage rises, and the voltage pulse width is widened if the intermediate DC voltage falls to perform the constant output voltage control. To work. Therefore, although these two control methods are controlled by the same information, they act so as to cancel each other. That is, when they are used together, the original functions of both do not work, and conversely promote instability.

【0011】[0011]

【課題を解決するための手段】前述した如く、LC共振
による出力電圧の安定化させるために中間直流電圧を検
出し、検出結果を電圧パルス幅制御によって出力電圧を
安定させる制御法と、入力電源電圧の変動などによって
発生する出力電圧の不安定を制御するため中間直流電圧
を検出し、その検出結果を電圧パルス幅制御によって出
力電圧を抑制すめ制御法とでは、中間直流電圧の変動を
検出するための時定数が前者制御法はLC共振による共
振周波数に関与するものであって、後者制御法の時定数
は入力電源電圧の変動に関与するものであり、前者制御
法の時定数の方が速い。本発明は上述したような点に着
目し、両制御法の併用を実現するとともに、後者の制御
法の時定数を前者の制御法に対して十分遅くし、一例と
して前者に所定の遅れ時間をもたせることにより、両者
の特徴を損うことなく作用し得るものである。
As described above, a control method for detecting an intermediate DC voltage in order to stabilize the output voltage due to LC resonance and stabilizing the output voltage by voltage pulse width control, and an input power supply. In order to control the instability of the output voltage that occurs due to voltage fluctuations, the intermediate DC voltage is detected, and the detection result is suppressed by the voltage pulse width control. With the control method, the fluctuation of the intermediate DC voltage is detected. The time constant for the former control method is related to the resonance frequency due to LC resonance, and the time constant of the latter control method is related to the fluctuation of the input power supply voltage. The time constant of the former control method is fast. The present invention pays attention to the above points, realizes the combined use of both control methods, and makes the time constant of the latter control method sufficiently slower than that of the former control method. By having them, they can act without damaging the characteristics of both.

【0012】[0012]

【作用】かくの如き解決手段により、後者では電圧検出
器出力を例えば積分器を介して十分遅いものとなり、前
者はPWM部に送られる信号が直接的に出力されるもの
となって後者機能が動作するよりも速く作用可能にな
り、よって、両者が干渉することがなくなる。以下、本
発明を図面を参照して詳細説明する。
With such a solution, the latter makes the output of the voltage detector sufficiently slow through, for example, an integrator, and the former allows the signal sent to the PWM section to be directly output and the latter function. It can operate faster than it can move, so there is no interference between the two. Hereinafter, the present invention will be described in detail with reference to the drawings.

【0013】[0013]

【実施例】図1は図3,図4に類して表した本発明の位
置実施例の要部構成を示すもので、14は積分器である。
また、図2は図1の電圧変動検出回路7の具体例を示す
もので、71は直流分カットのためのコンデンサ、72は徴
調整器、73は増幅器である。すなわち、図2におけるL
C共振による不安定補正用の電圧変動検出回路7におい
ては、コンデンサ71により中間直流電圧の変化量を検出
し、徴調整器72を介し増幅器73によって増幅され、電圧
信号102 として出力される。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS FIG. 1 shows the essential structure of a position embodiment of the present invention shown in FIGS. 3 and 4, and 14 is an integrator.
2 shows a specific example of the voltage fluctuation detection circuit 7 of FIG. 1, in which 71 is a capacitor for cutting a direct current component, 72 is a regulator, and 73 is an amplifier. That is, L in FIG.
In the voltage fluctuation detection circuit 7 for instability correction due to C resonance, the amount of change in the intermediate DC voltage is detected by the capacitor 71, amplified by the amplifier 73 via the adjustment regulator 72, and output as the voltage signal 102.

【0014】さて、三相交流電源1の電源電圧変動によ
る電圧演算補正回路11に、直流電圧検出器6による検出
量が電圧信号101 として一旦積分器14に入力され、設定
された時定数分の遅れを介して与えられる。また、周波
数設定器8で指令された電圧信号103 は変換器9にて比
例した出力周波数の周波数信号104 に変換され、電圧演
算部10に入力される。
Now, the detected amount by the DC voltage detector 6 is once inputted to the integrator 14 as the voltage signal 101 in the voltage calculation correction circuit 11 due to the fluctuation of the power supply voltage of the three-phase AC power supply 1, and the amount of the set time constant is added. Given via delay. Further, the voltage signal 103 commanded by the frequency setting device 8 is converted by the converter 9 into a frequency signal 104 having a proportional output frequency, and is input to the voltage calculation unit 10.

【0015】電圧演算補正回路11にて電圧演算部10出力
の電圧信号105 に対する積分器14出力の信号110 の補正
が行われ、その出力106 が電圧演算補正値として加算器
13に出力される。一方、本来の中間直流電圧の変動分で
ある出力100 ,109 は直流分がカットされて電圧信号10
2 として加算器13に与えられる。
The voltage calculation correction circuit 11 corrects the signal 110 output from the integrator 14 with respect to the voltage signal 105 output from the voltage calculation unit 10, and the output 106 is added as a voltage calculation correction value to the adder.
Output to 13. On the other hand, the outputs 100 and 109, which are the original fluctuations of the intermediate DC voltage, have the DC signal cut and the voltage signal 10
It is given to the adder 13 as 2.

【0016】したがって、加算器13にて電圧演算補正回
路11出力に電圧変動検出回路7出力が加算され、その加
算結果が出力108 としてPWM部12に与えられ、PWM
部12の出力107 によりパルス幅変調が行われ、インバー
タ部4出力の出力電圧により誘導電動機5の安定駆動が
行なわれる。勿論、中間直流電圧の電源変動に対する補
正は、積分器14のためにゆっくり補正され、問題ない遅
れで制御される。なお、図2で示したLC共振による出
力電圧安定手段はハードウェアによるものとしたが、ソ
フトウェア上でも容易に実現可能なことは言うまでもな
い。
Therefore, the adder 13 adds the output of the voltage fluctuation detection circuit 7 to the output of the voltage calculation correction circuit 11, and the addition result is given to the PWM unit 12 as the output 108, and the PWM
The pulse width modulation is performed by the output 107 of the section 12, and the induction motor 5 is stably driven by the output voltage of the output of the inverter section 4. Of course, the correction for the power supply fluctuation of the intermediate DC voltage is corrected slowly for the integrator 14, and is controlled with a delay without any problem. The output voltage stabilizing means by LC resonance shown in FIG. 2 is implemented by hardware, but it goes without saying that it can be easily implemented by software.

【0017】[0017]

【発明の効果】以上述べたごとくに本発明によれば、L
C共振による出力電圧の変動抑制するために、中間直流
電圧を検出し、検出結果を電圧パルス幅制御部によって
出力電圧を安定させる制御法と、入力電源電圧の変動な
どによって起こる出力電圧一定制御を行うために中間直
流電圧を検出し、検出結果を電圧パルス幅制御によって
出力電圧の変動を抑える制御法とを、後者の制御要因で
ある出力電圧に補正が加わる立ち上がり時間の時定数を
制御能力を高めるために応答速度を上げるのではなく、
十分遅くすることで不安定を助長することなく、両者の
機能を併用でき、誘導電動機を安定駆動が可能となる格
別な電圧形インバータを実現し得る方法を提供できる。
As described above, according to the present invention, L
In order to suppress the fluctuation of the output voltage due to the C resonance, the control method of detecting the intermediate DC voltage and stabilizing the output voltage by the voltage pulse width control unit, and the constant output voltage control caused by the fluctuation of the input power supply voltage are provided. In order to do this, the control method that detects the intermediate DC voltage and suppresses the fluctuation of the output voltage by the voltage pulse width control is used as the control method. Instead of speeding up the response to increase
It is possible to provide a method capable of realizing an extraordinary voltage source inverter that can use both functions in combination without promoting instability by sufficiently slowing down and can stably drive the induction motor.

【図面の簡単な説明】[Brief description of drawings]

【0018】[0018]

【図1】図1は本発明による一実施例の電圧形インバー
タを示す回路図である。
FIG. 1 is a circuit diagram showing a voltage type inverter according to an embodiment of the present invention.

【図2】図2は図1の電圧変動検出回路の一例を示す構
成図である。
FIG. 2 is a configuration diagram showing an example of the voltage fluctuation detection circuit of FIG.

【図3】図3は従来例の入力電圧変動による出力電圧変
化対策手段が組込まれた電圧形インバータを示す回路図
である。
FIG. 3 is a circuit diagram showing a voltage type inverter in which a conventional output voltage change countermeasure means due to an input voltage change is incorporated.

【図4】図4は他の従来例のLC共振による出力電圧不
安定対策手段が組込まれた電圧形インバータを示す回路
図である。
FIG. 4 is a circuit diagram showing a voltage source inverter incorporating another conventional output resonance instability countermeasure means due to LC resonance.

【0019】[0019]

【符号の説明】[Explanation of symbols]

1 三相交流電源 2 整流器 3 フイルタコンデンサ 4 インバータ部 5 誘導電動機 6 直流電圧検出器 7 電圧変動検出回路 10 電圧演算部 11 電圧演算補正回路 12 パルス幅変調部(PWM部) 13 加算器 14 積分器 71 コンデンサ 72 徴調整器 73 増幅器 1 Three-phase AC power supply 2 Rectifier 3 Filter capacitor 4 Inverter unit 5 Induction motor 6 DC voltage detector 7 Voltage fluctuation detection circuit 10 Voltage calculation unit 11 Voltage calculation correction circuit 12 Pulse width modulation unit (PWM unit) 13 Adder 14 Integrator 71 Capacitor 72 Characteristic regulator 73 Amplifier

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 インバータの中間直流電圧の変化分を検
出してインバータ出力電圧を安定化させる制御法と、前
記中間直流電圧を検出しかつインバータ入力電源電圧に
対して出力電圧を一定に制御する制御法とを併用するよ
うにしたことを特徴とする電圧形インバータ制御方法。
1. A control method for stabilizing the inverter output voltage by detecting a change in the intermediate DC voltage of the inverter, and a method for detecting the intermediate DC voltage and controlling the output voltage to be constant with respect to the inverter input power supply voltage. A voltage source inverter control method characterized in that it is used together with a control method.
【請求項2】 前記インバータ入力電源電圧の変動によ
る出力電圧一定制御法にて所定の遅れ時間を入れるよう
にしたことを特徴とする請求項1の電圧形インバータ制
御方法。
2. The voltage type inverter control method according to claim 1, wherein a predetermined delay time is set by a constant output voltage control method based on a change in the inverter input power supply voltage.
JP10531392A 1992-03-31 1992-03-31 Voltage source inverter control method and device Expired - Fee Related JP3212354B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10531392A JP3212354B2 (en) 1992-03-31 1992-03-31 Voltage source inverter control method and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10531392A JP3212354B2 (en) 1992-03-31 1992-03-31 Voltage source inverter control method and device

Publications (2)

Publication Number Publication Date
JPH05284752A true JPH05284752A (en) 1993-10-29
JP3212354B2 JP3212354B2 (en) 2001-09-25

Family

ID=14404220

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10531392A Expired - Fee Related JP3212354B2 (en) 1992-03-31 1992-03-31 Voltage source inverter control method and device

Country Status (1)

Country Link
JP (1) JP3212354B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019239601A1 (en) * 2018-06-15 2019-12-19 日立ジョンソンコントロールズ空調株式会社 Motor driving device and refrigeration equipment

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2009241150B2 (en) 2008-04-28 2013-10-24 Daikin Industries,Ltd. Inverter control device and power conversion device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019239601A1 (en) * 2018-06-15 2019-12-19 日立ジョンソンコントロールズ空調株式会社 Motor driving device and refrigeration equipment

Also Published As

Publication number Publication date
JP3212354B2 (en) 2001-09-25

Similar Documents

Publication Publication Date Title
US5132599A (en) Velocity control apparatus
JP3186962B2 (en) NPC inverter device
JP3212354B2 (en) Voltage source inverter control method and device
JP3438796B2 (en) DC electric vehicle drive control method
JPS6118424B2 (en)
JP3494677B2 (en) Voltage type inverter device
JPH055835Y2 (en)
JP3392939B2 (en) Voltage converter for power converter
JP2003324847A (en) Method and apparatus for compensating voltage flicker
JP3252598B2 (en) converter
JP2637178B2 (en) Power converter
JPH0767311B2 (en) Current and torque limiting circuit for AC motor drive inverter device
JP2833993B2 (en) Switching regulator
JPH09215315A (en) Switching dc power supply
JP2559197B2 (en) AC motor controller
JPH0733599Y2 (en) Stepping motor drive
JP2594968B2 (en) Drive control device for induction motor
JPS6316691Y2 (en)
JPH0767286B2 (en) Constant voltage, constant frequency power supply
JPH0433583A (en) Induction motor controller
JPH07222457A (en) Control method of overloaded inverter
JPH0832122B2 (en) Electric car control device
JP3420911B2 (en) Power converter
JPH057956B2 (en)
JPH0746072Y2 (en) Inverter output voltage compensation circuit

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090719

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100719

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100719

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110719

Year of fee payment: 10

LAPS Cancellation because of no payment of annual fees