JPH0526218B2 - - Google Patents

Info

Publication number
JPH0526218B2
JPH0526218B2 JP1338898A JP33889889A JPH0526218B2 JP H0526218 B2 JPH0526218 B2 JP H0526218B2 JP 1338898 A JP1338898 A JP 1338898A JP 33889889 A JP33889889 A JP 33889889A JP H0526218 B2 JPH0526218 B2 JP H0526218B2
Authority
JP
Japan
Prior art keywords
cache
memory
line
buffer
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1338898A
Other languages
English (en)
Japanese (ja)
Other versions
JPH02226448A (ja
Inventor
Kumaa Arimiiru Raui
Dawan Sudaa
Otsutoo Nikoruson Jeemuzu
Uiriamu Shiiguru Deuitsudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPH02226448A publication Critical patent/JPH02226448A/ja
Publication of JPH0526218B2 publication Critical patent/JPH0526218B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/084—Multiuser, multiprocessor or multiprocessing cache systems with a shared cache

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Information Transfer Systems (AREA)
JP1338898A 1989-01-13 1989-12-28 入出力キヤツシユ Granted JPH02226448A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US29771289A 1989-01-13 1989-01-13
US297712 1989-01-13

Publications (2)

Publication Number Publication Date
JPH02226448A JPH02226448A (ja) 1990-09-10
JPH0526218B2 true JPH0526218B2 (OSRAM) 1993-04-15

Family

ID=23147428

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1338898A Granted JPH02226448A (ja) 1989-01-13 1989-12-28 入出力キヤツシユ

Country Status (3)

Country Link
EP (1) EP0377971B1 (OSRAM)
JP (1) JPH02226448A (OSRAM)
DE (1) DE68921869T2 (OSRAM)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5842041A (en) * 1994-05-20 1998-11-24 Advanced Micro Devices, Inc. Computer system employing a control signal indicative of whether address is within address space of devices on processor local bus
JP2748862B2 (ja) * 1994-06-15 1998-05-13 日本電気株式会社 バスインタフェースアダプタ

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4481573A (en) * 1980-11-17 1984-11-06 Hitachi, Ltd. Shared virtual address translation unit for a multiprocessor system

Also Published As

Publication number Publication date
EP0377971A3 (en) 1991-03-20
DE68921869T2 (de) 1995-10-12
EP0377971B1 (en) 1995-03-22
EP0377971A2 (en) 1990-07-18
JPH02226448A (ja) 1990-09-10
DE68921869D1 (de) 1995-04-27

Similar Documents

Publication Publication Date Title
JPH0526217B2 (OSRAM)
EP0036110B1 (en) Cache addressing mechanism
JP2567594B2 (ja) 複数のアドレス空間を選択的にサポ−トできるペ−ジ式記憶装置管理ユニット
US5247648A (en) Maintaining data coherency between a central cache, an I/O cache and a memory
US4400770A (en) Cache synonym detection and handling means
JP3987577B2 (ja) システム管理モード情報を他の情報と共にキャッシュに入れる方法および装置
JP3237065B2 (ja) データ処理システム
US7590802B2 (en) Direct deposit using locking cache
JPS624745B2 (OSRAM)
JPS60221851A (ja) メモリ・アクセス・コントローラを具えるデータ処理装置
US5287482A (en) Input/output cache
KR101662969B1 (ko) 동적으로 할당된 더티 마스크 공간을 이용한 메모리 관리
US6954828B2 (en) Management of caches in a data processing apparatus
JP2005509946A (ja) メモリ管理システム及び線形アドレスに基づいたメモリアクセスセキュリティ付与方法
US4821169A (en) Access verification arrangement for digital data processing system which has demand-paged memory with page crossing detection
US5293622A (en) Computer system with input/output cache
KR100326989B1 (ko) 스누핑 포트를 사용하는 프리페치 캐시 질의 방법 및 시스템
JPH04336641A (ja) 処理システムにおける使用のためのデータキャッシュおよび方法
JPH0115903B2 (OSRAM)
JPH06100979B2 (ja) 物理アドレス及び仮想アドレスによりアドレス指定可能なキヤツシユ・メモリ
JPH071489B2 (ja) コンピュータ装置およびコンピュータ装置においてキャッシュデータアレイ内のデータの不一致を検出して修正する方法
JPH0526218B2 (OSRAM)
JPH03211643A (ja) 並行例外検査及び更新バイパスを有する変換索引バッファ
EP0055579A2 (en) Cache memories with double word access
JPS6237752A (ja) 別々の命令及びデ−タインタ−フエ−ス及びキヤツシユを持つたマイクロプロセサを有するマルチプルバスシステム