JPH0524961Y2 - - Google Patents

Info

Publication number
JPH0524961Y2
JPH0524961Y2 JP11375285U JP11375285U JPH0524961Y2 JP H0524961 Y2 JPH0524961 Y2 JP H0524961Y2 JP 11375285 U JP11375285 U JP 11375285U JP 11375285 U JP11375285 U JP 11375285U JP H0524961 Y2 JPH0524961 Y2 JP H0524961Y2
Authority
JP
Japan
Prior art keywords
clock
signal
microcomputer
speed
peripheral device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP11375285U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6223303U (enrdf_load_stackoverflow
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP11375285U priority Critical patent/JPH0524961Y2/ja
Publication of JPS6223303U publication Critical patent/JPS6223303U/ja
Application granted granted Critical
Publication of JPH0524961Y2 publication Critical patent/JPH0524961Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Control By Computers (AREA)
JP11375285U 1985-07-26 1985-07-26 Expired - Lifetime JPH0524961Y2 (enrdf_load_stackoverflow)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11375285U JPH0524961Y2 (enrdf_load_stackoverflow) 1985-07-26 1985-07-26

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11375285U JPH0524961Y2 (enrdf_load_stackoverflow) 1985-07-26 1985-07-26

Publications (2)

Publication Number Publication Date
JPS6223303U JPS6223303U (enrdf_load_stackoverflow) 1987-02-12
JPH0524961Y2 true JPH0524961Y2 (enrdf_load_stackoverflow) 1993-06-24

Family

ID=30995853

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11375285U Expired - Lifetime JPH0524961Y2 (enrdf_load_stackoverflow) 1985-07-26 1985-07-26

Country Status (1)

Country Link
JP (1) JPH0524961Y2 (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6223303U (enrdf_load_stackoverflow) 1987-02-12

Similar Documents

Publication Publication Date Title
US5021950A (en) Multiprocessor system with standby function
US4545030A (en) Synchronous clock stopper for microprocessor
US4841440A (en) Control processor for controlling a peripheral unit
US6823224B2 (en) Data processing system having an on-chip background debug system and method therefor
US6480929B1 (en) Pseudo-concurrency between a volatile memory and a non-volatile memory on a same data bus
US5359717A (en) Microprocessor arranged to access a non-multiplexed interface or a multiplexed peripheral interface
US5471587A (en) Fractional speed bus coupling
US4631670A (en) Interrupt level sharing
US5041962A (en) Computer system with means for regulating effective processing rates
JPH02500938A (ja) マイクロコンピュータ
US4952367A (en) Timer channel for use in a multiple channel timer system
US4979102A (en) Microprocessor operable under direct connection to coprocessor
GB2143060A (en) Data processing system
US4942522A (en) Timer channel with multiple timer reference features
US5630147A (en) System management shadow port
JPH04268938A (ja) データ処理装置およびメモリコントローラ
US5625847A (en) High-speed ISA bus control system for changing command cycle execution speed by selectively using ISA bus controller and high-speed bus controller
US5546567A (en) System for limiting change in bus clock frequency to duration of I/O operation upon completion signal
EP0094140A1 (en) Data processing system with system bus for transfer of information
US4580213A (en) Microprocessor capable of automatically performing multiple bus cycles
US4884234A (en) Dynamic RAM refresh circuit with DMA access
JPS6045828A (ja) シングルチツプマイコン
JPH0524961Y2 (enrdf_load_stackoverflow)
EP0208287B1 (en) Direct memory access controller
GB2181578A (en) Clock delay for microprocessor