JPH0519179B2 - - Google Patents

Info

Publication number
JPH0519179B2
JPH0519179B2 JP62507035A JP50703587A JPH0519179B2 JP H0519179 B2 JPH0519179 B2 JP H0519179B2 JP 62507035 A JP62507035 A JP 62507035A JP 50703587 A JP50703587 A JP 50703587A JP H0519179 B2 JPH0519179 B2 JP H0519179B2
Authority
JP
Japan
Prior art keywords
control
processing
memory
input
disk
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62507035A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63503336A (ja
Inventor
Richaado Burauningu Piikotsuku
Fuiritsupu Aasaa Maafui
Deibisu Rosu Mishimaa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Unisys Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US06/926,568 external-priority patent/US5764922A/en
Application filed by Unisys Corp filed Critical Unisys Corp
Publication of JPS63503336A publication Critical patent/JPS63503336A/ja
Publication of JPH0519179B2 publication Critical patent/JPH0519179B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G06F13/126—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine and has means for transferring I/O instructions and statuses between control unit and main processor
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
JP62507035A 1986-11-04 1987-10-29 オペレーテイング・システム機能の負荷を軽減するためのｉ／０システム Granted JPS63503336A (ja)

Applications Claiming Priority (8)

Application Number Priority Date Filing Date Title
US92656786A 1986-11-04 1986-11-04
US92658886A 1986-11-04 1986-11-04
US92673886A 1986-11-04 1986-11-04
US926,568 1986-11-04
US06/926,568 US5764922A (en) 1986-11-04 1986-11-04 I/O system for off-loading operating system functions
US926,567 1986-11-04
US926,588 1986-11-04
US926,738 1986-11-04

Publications (2)

Publication Number Publication Date
JPS63503336A JPS63503336A (ja) 1988-12-02
JPH0519179B2 true JPH0519179B2 (enExample) 1993-03-16

Family

ID=27506008

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62507035A Granted JPS63503336A (ja) 1986-11-04 1987-10-29 オペレーテイング・システム機能の負荷を軽減するためのｉ／０システム

Country Status (4)

Country Link
EP (1) EP0290533B1 (enExample)
JP (1) JPS63503336A (enExample)
CA (1) CA1306311C (enExample)
DE (1) DE3788346T2 (enExample)

Also Published As

Publication number Publication date
DE3788346T2 (de) 1994-06-23
WO1988003682A1 (en) 1988-05-19
EP0290533A1 (en) 1988-11-17
DE3788346D1 (de) 1994-01-13
CA1306311C (en) 1992-08-11
EP0290533B1 (en) 1993-12-01
JPS63503336A (ja) 1988-12-02

Similar Documents

Publication Publication Date Title
US5313584A (en) Multiple I/O processor system
US5787304A (en) Multipath I/O storage systems with multipath I/O request mechanisms
US8108196B2 (en) System for yielding to a processor
US5481707A (en) Dedicated processor for task I/O and memory management
US6665699B1 (en) Method and data processing system providing processor affinity dispatching
US5530897A (en) System for dynamic association of a variable number of device addresses with input/output devices to allow increased concurrent requests for access to the input/output devices
US4881163A (en) Computer system architecture employing cache data line move-out queue buffer
EP0106669B1 (en) Operating system supervisor
EP0207288A2 (en) Peripheral subsystem initialization method and apparatus
EP0150705A2 (en) Data storage hierarchy and its method of operation
JPH0458050B2 (enExample)
KR100463987B1 (ko) 공통처리알고리즘을이용한다수의큐핸들링방법및장치
JPS60128537A (ja) 多重プログラミング・システム
JP2002117002A (ja) 共用型ペリフェラルアーキテクチャ
US5764922A (en) I/O system for off-loading operating system functions
CA1304513C (en) Multiple i/o bus virtual broadcast of programmed i/o instructions
US6874040B2 (en) Employing a data mover to communicate between dynamically selected zones of a central processing complex
US5070477A (en) Port adapter system including a controller for switching channels upon encountering a wait period of data transfer
EP0514697A2 (en) Split instruction paging method
US5630134A (en) Inter-processor exclusive control apparatus for enabling one of a plurality of processors execute an executable unit process
CN108845969B (zh) 适用于不完全对称多处理微控制器的操作控制方法及操作系统
JPH0519179B2 (enExample)
EP0216170A2 (en) Storage management method and system in a multiprocessor environment
WO1988003682A2 (en) I/o system for off-loading operating system functions
JP2517859B2 (ja) 並列プロセス管理方法

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080316

Year of fee payment: 15