JPH05176253A - Agc circuit - Google Patents

Agc circuit

Info

Publication number
JPH05176253A
JPH05176253A JP34310191A JP34310191A JPH05176253A JP H05176253 A JPH05176253 A JP H05176253A JP 34310191 A JP34310191 A JP 34310191A JP 34310191 A JP34310191 A JP 34310191A JP H05176253 A JPH05176253 A JP H05176253A
Authority
JP
Japan
Prior art keywords
video signal
agc
amplifier
comparator
reference voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP34310191A
Other languages
Japanese (ja)
Inventor
Kazuyo Nonaka
一世 野仲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Casio Computer Co Ltd
Original Assignee
Casio Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Casio Computer Co Ltd filed Critical Casio Computer Co Ltd
Priority to JP34310191A priority Critical patent/JPH05176253A/en
Publication of JPH05176253A publication Critical patent/JPH05176253A/en
Pending legal-status Critical Current

Links

Landscapes

  • Television Receiver Circuits (AREA)

Abstract

PURPOSE:To provide an AGC circuit applying AGC accurately to a video signal of AM positive modulation by using the AGC circuit applying head type AGC to an AM negative modulation video signal. CONSTITUTION:The AGC circuit consists of an amplifier 1 amplifying an AM positive modulation video signal, a comparator 3 receiving a detection signal obtained by detecting an output of the amplifier 1 at its noninverting terminal and applying a voltage corresponding to the output to the amplifier 1 as an automatic gain control voltage and reference voltage generating circuits TR, R3-R6, C connecting to an inverting terminal of the comparator 3 and generating a reference voltage to a pedestal portion of the video signal.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明はAM(振幅変調)正変調
の映像信号をAGC(自動利得制御)するAGC回路に
関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an AGC circuit for AGC (automatic gain control) of an AM (amplitude modulation) positive modulation video signal.

【0002】[0002]

【従来の技術】図4は従来のAM負変調の映像信号を先
頭値型AGCするAGC回路である。即ち、テレビ受像
機において、図5に示すようなAM負変調の映像信号S
1は中間周波増幅器1に入力されて増幅され検波器2に
出力される。この検波器2は増幅器1から入力されたA
M負変調の映像信号を検波して図6に示すような検波信
号S2を出力すると共にその検波信号S2の一部をコン
パレータ3の非反転端子に供給する。この検波信号S2
の直流レベルは電界強度により変動し、電界強度が強い
時には直流レベルが下がる。前記コンパレータ3の反転
端子には電源電圧V0 を抵抗R1及びR2で分圧した図
6に示すような基準電圧V1が供給される。このコンパ
レータ3は検波器2から入力された検波信号S2の水平
同期信号の先端部分すなわち先頭値レベルを基準電圧V
1と比較し、その差分をローパスフィルタ4を介してA
GC電圧として前記増幅器1に帰還してAGCを行って
いる。このように、信号レベルによって変動せず電界強
度によってのみ変化する水平同期信号の先頭値レベルの
変動をみてAGC電圧を可変させるもので、電界を大き
くすることにより水平同期信号の先頭値レベルが下が
り、また電界を小さくするとその逆になる。
2. Description of the Related Art FIG. 4 shows a conventional AGC circuit for performing AGC-based negative-modulation video signals as a lead value type AGC. That is, in the television receiver, the AM negative modulation video signal S as shown in FIG.
1 is input to the intermediate frequency amplifier 1, amplified, and output to the detector 2. This detector 2 receives the A input from the amplifier 1.
The M negatively modulated video signal is detected to output a detection signal S2 as shown in FIG. 6, and a part of the detection signal S2 is supplied to the non-inverting terminal of the comparator 3. This detection signal S2
The DC level of fluctuates depending on the electric field strength, and when the electric field strength is strong, the DC level decreases. The inverting terminal of the comparator 3 is supplied with a reference voltage V1 as shown in FIG. 6, which is obtained by dividing the power supply voltage V 0 by the resistors R1 and R2. The comparator 3 uses the reference voltage V as the leading end level of the horizontal synchronizing signal of the detection signal S2 input from the detector 2, that is, the leading value level.
1 and the difference is passed through the low-pass filter 4 to A
The AGC is performed by feeding back to the amplifier 1 as a GC voltage. As described above, the AGC voltage is changed by observing the fluctuation of the leading value level of the horizontal synchronizing signal which does not vary depending on the signal level but changes only by the electric field strength. By increasing the electric field, the leading value level of the horizontal synchronizing signal decreases. , When the electric field is reduced, the opposite is true.

【0003】[0003]

【発明が解決しようとする課題】しかしながら、このよ
うな先頭値型AGCのAGC回路を用いて、図2に示す
ようなAM正変調の映像信号S3をAGCすると、AM
正変調の映像信号の検波信号S4は図3に示すように、
映像信号の白レベルが先頭値となり、信号レベルによっ
てAGC電圧が変動する結果となり、正しいAGCがで
きないという欠点があった。
However, when an AGC circuit of AM positive modulation as shown in FIG.
The detection signal S4 of the positively modulated video signal is, as shown in FIG.
The white level of the video signal becomes the leading value, and the AGC voltage fluctuates depending on the signal level, so that there is a drawback that correct AGC cannot be performed.

【0004】本発明は上記の実情に鑑みてなされたもの
で、AM負変調の映像信号を先頭値型AGCするAGC
回路を用いて、AM正変調の映像信号を正確にAGCで
きるAGC回路を提供することを目的とする。
The present invention has been made in view of the above-mentioned circumstances, and is an AGC for performing a leading-value type AGC for an AM negative modulation video signal.
An object of the present invention is to provide an AGC circuit capable of accurately AGCing an AM positive modulation video signal by using the circuit.

【0005】[0005]

【課題を解決するための手段及び作用】本発明は上記課
題を解決するために、非反転端子にAM正変調の映像信
号を検波した信号が供給されるコンパレータの反転端子
に、映像信号のペデスタル部分に基準電圧を発生する基
準電圧発生回路を接続することにより、AM負変調の映
像信号を先頭値型AGCするAGC回路を用いて、AM
正変調の映像信号を正確にAGCできるようにしたもの
である。
In order to solve the above problems, the present invention provides a pedestal of a video signal to an inverting terminal of a comparator to which a signal obtained by detecting an AM positive modulation video signal is supplied to a non-inverting terminal. By connecting a reference voltage generating circuit for generating a reference voltage to a part, an AGC circuit for performing AGC for an AM negative modulation video signal is used,
This is so that the AGC of a positively modulated video signal can be accurately performed.

【0006】[0006]

【実施例】以下図面を参照して本発明の実施例を詳細に
説明する。
Embodiments of the present invention will now be described in detail with reference to the drawings.

【0007】図1は本発明の一実施例に係り、AM正変
調の映像信号をAGCするAGC回路である。即ち、テ
レビ受像機において、図2に示すようなAM正変調の映
像信号S3は中間周波増幅器1に入力されて増幅され検
波器2に出力される。この検波器2は増幅器1から入力
されたAM正変調の映像信号を検波して図3に示すよう
な検波信号S4を出力すると共にその検波信号S4をコ
ンパレータ3の非反転端子にも供給する。このコンパレ
ータ3の反転端子は抵抗R3を介して接地されると共に
抵抗R4を介して電源電圧V0 に接続される。又、前記
コンパレータ3の反転端子は可変抵抗R5を介して電源
電圧V0 に接続されると共にトランジスタTRのコレク
タに接続され、このトランジスタTRのエミッタは接地
される。前記トランジスタTRのベースはスピードアッ
プ用のコンデンサC及び抵抗R6を並列に介して端子T
に接続される。このトランジスタTR、抵抗R3〜R6
及びコンデンサCは基準電圧発生回路を構成しており、
前記端子Tにバーストタイミングで発生されるパルス信
号S5が入力されると、コンパレータ3の反転端子には
パルス波形の基準電圧S6が供給されるように働く。こ
の基準電圧S6はバーストタイミングを基準としている
から図3に示すように検波信号S4のペデスタル部分に
のみ基準電圧が発生し、それ以外の検波信号S4部分で
は0Vとなり、基準電圧S6は絶えず検波信号S4の電
圧よりも低い値を示す。このコンパレータ3は検波器2
から入力された検波信号S4のペデスタル部分を基準電
圧S6と比較し、その差分をローパスフィルタ4を介し
てAGC電圧として前記増幅器1に帰還してAGCを行
なっている。このように、信号レベルによって変動せず
電界強度によってのみ変化する検波信号S4のペデスタ
ル部分の変動をみてAGC電圧を可変させるもので、電
界を大きくすることにより検波信号S4のペデスタル部
分のレベルが下がり、また電界を小さくするとその逆に
なる。したがって、AGC電圧は同期周期の同期先頭値
DCレベルに比例した電圧が得られ、従来のAM負変調
の映像信号を先頭値型AGCするAGC回路を用いて構
成することができる。
FIG. 1 relates to an embodiment of the present invention and shows an AGC circuit for AGC of an AM positive modulation video signal. That is, in the television receiver, the AM positive modulation video signal S3 as shown in FIG. 2 is input to the intermediate frequency amplifier 1, amplified, and output to the detector 2. The detector 2 detects the AM positive modulation video signal input from the amplifier 1 and outputs a detection signal S4 as shown in FIG. 3 and also supplies the detection signal S4 to the non-inverting terminal of the comparator 3. The inverting terminal of the comparator 3 is grounded via the resistor R3 and is connected to the power supply voltage V 0 via the resistor R4. The inverting terminal of the comparator 3 is connected to the power supply voltage V 0 via the variable resistor R5 and also connected to the collector of the transistor TR, and the emitter of the transistor TR is grounded. The base of the transistor TR is connected to a terminal T via a speed-up capacitor C and a resistor R6 in parallel.
Connected to. This transistor TR and resistors R3 to R6
And the capacitor C constitutes a reference voltage generating circuit,
When the pulse signal S5 generated at the burst timing is input to the terminal T, the inverting terminal of the comparator 3 is supplied with the reference voltage S6 having a pulse waveform. Since the reference voltage S6 is based on the burst timing, as shown in FIG. 3, the reference voltage is generated only in the pedestal portion of the detection signal S4 and becomes 0V in the other detection signal S4 portions, and the reference voltage S6 is constantly detected. It shows a value lower than the voltage of S4. This comparator 3 is a detector 2
The pedestal portion of the detection signal S4 input from the above is compared with the reference voltage S6, and the difference is fed back to the amplifier 1 as the AGC voltage through the low pass filter 4 to perform the AGC. In this way, the AGC voltage is changed by observing the fluctuation of the pedestal portion of the detection signal S4 that does not change with the signal level but changes only with the electric field strength. By increasing the electric field, the level of the pedestal portion of the detection signal S4 decreases. , When the electric field is reduced, the opposite is true. Therefore, the AGC voltage is obtained in proportion to the DC level of the sync head value of the sync cycle, and can be configured by using the conventional AGC circuit that performs AGC for the negative-modulation video signal of the head value type.

【0008】以上のように、従来の先頭値型AGCの回
路をそのまま利用し、AM正変調の映像信号のAGC回
路を簡単に実現することができる。これにより、AM負
変調システム及びAM正変調システム等のマルチシステ
ムによるAGC回路の共用化が実現可能となる。
As described above, the AGC circuit for the AM positive modulation video signal can be easily realized by using the conventional leading value type AGC circuit as it is. This makes it possible to realize sharing of the AGC circuit by a multi-system such as an AM negative modulation system and an AM positive modulation system.

【0009】[0009]

【発明の効果】以上述べたように本発明によれば、非反
転端子にAM正変調の映像信号を検波して供給するコン
パレータの反転端子に、映像信号のペデスタル部分に基
準電圧を発生する基準電圧発生回路を接続することによ
り、AM負変調の映像信号を先頭値型AGCするAGC
回路を用いて、AM正変調の映像信号を正確にAGCす
ることができる。
As described above, according to the present invention, the reference voltage for generating the reference voltage at the pedestal portion of the video signal is supplied to the inverting terminal of the comparator which detects and supplies the AM positive modulation video signal to the non-inverting terminal. An AGC that performs AGC for an AM negative modulation video signal by connecting a voltage generation circuit
A circuit can be used to accurately AGC an AM positive modulation video signal.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例を示す構成説明図である。FIG. 1 is a structural explanatory view showing an embodiment of the present invention.

【図2】AM正変調の映像信号の一例を示す波形図であ
る。
FIG. 2 is a waveform diagram showing an example of an AM positive modulation video signal.

【図3】本発明に係るコンパレータの動作の一例を示す
特性図である。
FIG. 3 is a characteristic diagram showing an example of the operation of the comparator according to the present invention.

【図4】従来のAGC回路を示す構成説明図である。FIG. 4 is a configuration explanatory diagram showing a conventional AGC circuit.

【図5】AM負変調の映像信号の一例を示す波形図であ
る。
FIG. 5 is a waveform diagram showing an example of an AM negative modulation video signal.

【図6】従来のAGC回路に係るコンパレータの動作の
一例を示す特性図である。
FIG. 6 is a characteristic diagram showing an example of an operation of a comparator related to a conventional AGC circuit.

【符号の説明】[Explanation of symbols]

1…増幅器、2…検波器、3…コンパレータ、4…ロー
パスフィルタ、TR…トランジスタ、R1〜R6…抵
抗、C…コンデンサ。
1 ... Amplifier, 2 ... Detector, 3 ... Comparator, 4 ... Low-pass filter, TR ... Transistor, R1-R6 ... Resistor, C ... Capacitor.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 AM正変調の映像信号を増幅する増幅器
と、 この増幅器の出力が検波された検波信号が非反転端子に
供給され、出力に対応した電圧を前記増幅器に自動利得
制御電圧として供給するコンパレータと、 このコンパレータの反転端子に接続され前記映像信号の
ペデスタル部分に基準電圧を発生する基準電圧発生回路
とを具備することを特徴とするAGC回路。
1. An amplifier for amplifying an AM positive modulation video signal, and a detection signal obtained by detecting the output of the amplifier is supplied to a non-inverting terminal, and a voltage corresponding to the output is supplied to the amplifier as an automatic gain control voltage. And a reference voltage generation circuit connected to the inverting terminal of the comparator to generate a reference voltage in the pedestal portion of the video signal.
JP34310191A 1991-12-25 1991-12-25 Agc circuit Pending JPH05176253A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP34310191A JPH05176253A (en) 1991-12-25 1991-12-25 Agc circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP34310191A JPH05176253A (en) 1991-12-25 1991-12-25 Agc circuit

Publications (1)

Publication Number Publication Date
JPH05176253A true JPH05176253A (en) 1993-07-13

Family

ID=18358952

Family Applications (1)

Application Number Title Priority Date Filing Date
JP34310191A Pending JPH05176253A (en) 1991-12-25 1991-12-25 Agc circuit

Country Status (1)

Country Link
JP (1) JPH05176253A (en)

Similar Documents

Publication Publication Date Title
JPS6012826B2 (en) receiving circuit
US4115812A (en) Automatic gain control circuit
JPS5990473A (en) Automatic bias controller in video signal processor
JPH05176253A (en) Agc circuit
EP0551858A2 (en) Duobinary to binary decoder
US4860099A (en) Video signal processing circuit for VTR system
US3980816A (en) A.G.C. circuit for a video signal
JPS628990B2 (en)
JP3089021B2 (en) Sawtooth wave generator for vertical deflection
US6114909A (en) Differential amplifier for correcting offsets at inputs using low capacitance capacitor
JP2513495Y2 (en) Clamp circuit for video signal
KR960000316Y1 (en) Sync signal detection circuit using feed back loop
JP2522425B2 (en) Clamp circuit for video signal
JPS6046670A (en) Clamping circuit
KR930004832B1 (en) Kinescope bias sensing circuit
JPS5912837Y2 (en) Optical signal receiver
JP3208569B2 (en) Clamp circuit
JP3089807B2 (en) Temperature characteristic correction circuit
JPS6314530Y2 (en)
KR900008393Y1 (en) Slow tracking automatic adjustment circuit in video tape recorder
KR0120585B1 (en) Sp/lp mode detection circuit
KR900003104Y1 (en) Black level fixing circuit for video signal
JPH03198477A (en) Synchronizing signal separating circuit
JPH0521390B2 (en)
JPH01152883A (en) Dropout compensation circuit