JPH0515360B2 - - Google Patents

Info

Publication number
JPH0515360B2
JPH0515360B2 JP59099939A JP9993984A JPH0515360B2 JP H0515360 B2 JPH0515360 B2 JP H0515360B2 JP 59099939 A JP59099939 A JP 59099939A JP 9993984 A JP9993984 A JP 9993984A JP H0515360 B2 JPH0515360 B2 JP H0515360B2
Authority
JP
Japan
Prior art keywords
optical
switch
input
optical switch
time division
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59099939A
Other languages
Japanese (ja)
Other versions
JPS60244185A (en
Inventor
Juji Kato
Toshio Shimoe
Kozo Murakami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59099939A priority Critical patent/JPS60244185A/en
Publication of JPS60244185A publication Critical patent/JPS60244185A/en
Publication of JPH0515360B2 publication Critical patent/JPH0515360B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/0001Selecting arrangements for multiplex systems using optical switching

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Optical Communication System (AREA)

Description

【発明の詳細な説明】[Detailed description of the invention]

(イ) 発明の技術分野 本発明は光時分割スイツチに係り、特に多重度
を維持しつつ光スイツチの個数を減少させるよう
に構成した光時分割スイツチに関する。 (ロ) 技術の背景 光時分割スイツチには、光スイツチと遅延線と
を用いて構成したものがある。このような光時分
割スイツチの多重度を高めようとすると、光スイ
ツチ及び遅延線の数を増やさなければならない
が、光時分割スイツチの作り易さを手に入れ、且
つコンパクト化を推進しようとする場合には、そ
れら数の増大を極力低度に留めねばならない。 (ハ) 従来技術と問題点 従来の光時分割スイツチの例として、第1図及
び第2図に示すような多重度4、即ち4×4の光
時分割スイツチがある。これらの図において、
a,b,c,d,e,fは遅延線で、その遅延線
内に示されているTは光時分割スイツチで時分割
される1タイムスロツト時間を示す。S1,S2
S3,S4は2入力2出力型光スイツチである。そし
て、第1図の光時分割スイツチにおいて、第3図
に示すような時分割機能を生じさせるためには、
第1表に示すようなスイツチングを各光スイツチ
に生ぜしめなければならない。
(a) Technical Field of the Invention The present invention relates to an optical time division switch, and more particularly to an optical time division switch configured to reduce the number of optical switches while maintaining multiplicity. (b) Background of the Technology Some optical time division switches are constructed using an optical switch and a delay line. In order to increase the multiplicity of such an optical time division switch, the number of optical switches and delay lines must be increased. If so, the increase in these numbers must be kept as low as possible. (C) Prior Art and Problems An example of a conventional optical time division switch is an optical time division switch with a multiplicity of 4, that is, 4×4, as shown in FIGS. 1 and 2. In these figures,
a, b, c, d, e, and f are delay lines, and T shown within the delay line indicates one time slot time that is time-divided by the optical time division switch. S 1 , S 2 ,
S 3 and S 4 are two-input, two-output type optical switches. In order to generate the time division function as shown in FIG. 3 in the optical time division switch shown in FIG.
Switching as shown in Table 1 must be produced in each optical switch.

【表】 但し、第1表の=印は光スイツチにおけるスイ
ツチングの仕方が第4図に示す如きものであるこ
とを示し、又×印は光スイツチにおけるスイツチ
ングの仕方が第5図に示す如きものであることを
示す。 このような形式の光時分割スイツチの多重度を
増大させようとすると、その多重度をNとしたと
きの光スイツチの数は2N−4となる。従つて、
多重度の増大に伴つてその多重度のほぼ2倍の割
合で光スイツチの数が増大するから、光時分割ス
イツチは作りにくくなる。 (ニ) 発明の目的 本発明は上述したような従来光時分割スイツチ
を有する欠点に鑑みて為されたもので、その目的
は多重度を同一にしたとき光スイツチの数をほぼ
半減し得て光時分割スイツチの作り易さを享受し
得る光時分割スイツチを提供することにある。 (ホ) 発明の構成 そして、この目的達成のため、2入力2出力型
の光スイツチと遅延線とで構成される多重度Nの
光時分割スイツチにおいて、入力光に1タイムス
ロツト分の遅延時間を与える遅延線の出力部を光
スイツチの一方の入力部に光学的に結合し、該光
スイツチの前段の光スイツチの一方の出力部を該
遅延線の入力部に光学的に結合し且つ該前段の光
スイツチの他方の出力部を次段の光スイツチの他
方の入力部に光学的に結合する同一構成の光スイ
ツチ段を(N−1)段縦続接続し、その初段の遅
延線の入力部を入力光信号供給部に光学的に結合
すると共に、該初段の光スイツチの他方の入力部
を光学的に閉塞する一方、その最終段の光スイツ
チの出力部を光オア回路を介してN多重時分割出
力として構成したものである。 (ヘ) 発明の実施例 以下、添付図面を参照しながら本発明の実施例
を説明する。 第6図は本発明の一実施例を示す。この実施例
は多重度4、即ち4×4の光時分割スイツチを示
しており、この光時分割スイツチ1は遅延線の出
力部を光スイツチの一方の入力部に光学的に結合
した光スイツチ構成素子を3段、次のように縦続
結合して構成されている。初段の光スイツチ構成
素子21の遅延線31の入力部41が光時分割スイ
ツチ1で4多重時分割されて出力される光入力デ
ータ列を供給する光入力データ供給部に結合され
る入力部である。遅延線31の出力部51は光スイ
ツチS1の一方の入力部61に光学的に結合されて
いる。光スイツチS1の他方の入力部71は光学的
に閉塞されている。 第2段以降の光スイツチ構成素子22・23の先
行段への光学的結合態様は全く同一なので、第2
段の光スイツチ構成素子22の初段の光スイツチ
構成素子21への光学的結合態様を説明する。 即ち、その光学的結合態様は前段の光スイツチ
構成素子である初段の光スイツチ構成素子21
光スイツチS1の一方の入力部61に対する直進出
力部81が次段の光スイツチ構成素子、例えば第
2段の光スイツチ構成素子22の遅延線32の入力
部42に光学的に結合され、光スイツチS1の他方
の入力部71に対する直進出力部91は光スイツチ
S2の他方の入力部72に光学的に結合されている。 最終段、例えば光スイツチS3の直進出力部83
からの出力光と、直進出力部93からの出力光と
は、図示しない光オア回路を経て出力される。 このように構成することにより、上述従来構成
の4×4光時分割スイツチと同一の機能を遂行す
ることができる。これを説明するが、その説明の
都合上第3図に示すような入力データ列に対し同
図に示されるような出力データ列を光時分割スイ
ツチ1を介して出力する例をとる。 そのためには、光時分割スイツチ1の各光スイ
ツチS1,S2,S3を第2表に示すようなスイツチン
グ態様でスイツチングさせればよい。
[Table] However, the = mark in Table 1 indicates that the switching method in the optical switch is as shown in Figure 4, and the × mark indicates that the switching method in the optical switch is as shown in Figure 5. . If an attempt is made to increase the multiplicity of such a type of optical time division switch, the number of optical switches will be 2N-4, where the multiplicity is N. Therefore,
As the degree of multiplicity increases, the number of optical switches increases at a rate approximately twice the degree of multiplicity, making it difficult to make optical time division switches. (d) Purpose of the Invention The present invention has been made in view of the drawbacks of conventional optical time division switches as described above, and its purpose is to reduce the number of optical switches by almost half when the multiplicity is kept the same. An object of the present invention is to provide an optical time division switch which can enjoy the ease of manufacturing of an optical time division switch. (E) Structure of the Invention In order to achieve this object, in an optical time division switch with multiplicity N, which is composed of a 2-input 2-output type optical switch and a delay line, a delay time of one time slot is added to the input light. is optically coupled to one input of an optical switch; one output of an optical switch preceding the optical switch is optically coupled to the input of the delay line; (N-1) optical switch stages of the same configuration are connected in cascade to optically couple the other output part of the previous stage optical switch to the other input part of the next stage optical switch, and the input of the first stage delay line is connected in series. is optically coupled to the input optical signal supply section, and optically closes the other input section of the first-stage optical switch, while the output section of the final-stage optical switch is connected to N via an optical OR circuit. It is configured as multiplexed time-division output. (F) Embodiments of the invention Hereinafter, embodiments of the invention will be described with reference to the accompanying drawings. FIG. 6 shows an embodiment of the invention. This embodiment shows an optical time division switch with a multiplicity of 4, that is, 4×4, and this optical time division switch 1 is an optical time division switch in which the output part of a delay line is optically coupled to one input part of the optical switch. It is constructed by cascading three stages of constituent elements as follows. The input section 4 1 of the delay line 3 1 of the first stage optical switch component 2 1 is coupled to an optical input data supply section that supplies an optical input data string that is time-multiplexed into four and outputted by the optical time division switch 1. This is the input section. The output 5 1 of the delay line 3 1 is optically coupled to one input 6 1 of the optical switch S 1 . The other input section 71 of the optical switch S1 is optically closed. Since the manner of optical coupling of the optical switch components 2 2 and 2 3 from the second stage onward to the preceding stage is exactly the same,
The mode of optical coupling of the first-stage optical switch component 2 2 to the first-stage optical switch component 2 1 will be explained. That is, the optical coupling mode is such that the direct output section 81 to one input section 61 of the optical switch S1 of the first stage optical switch component 21 , which is the previous stage optical switch component, is connected to the next stage optical switch component. , for example optically coupled to the input 4 2 of the delay line 3 2 of the second stage optical switch component 2 2 , and the direct output 9 1 to the other input 7 1 of the optical switch S 1 is an optical switch.
It is optically coupled to the other input 72 of S2 . The final stage, for example, the direct output section 8 3 of the optical switch S 3
The output light from the direct output section 93 and the output light from the direct output section 93 are outputted through an optical OR circuit (not shown). With this configuration, it is possible to perform the same functions as the 4×4 optical time division switch of the conventional configuration described above. For convenience of explanation, an example will be taken in which an output data string as shown in FIG. 3 is outputted via the optical time division switch 1 in response to an input data string as shown in FIG. For this purpose, each optical switch S 1 , S 2 , S 3 of the optical time division switch 1 may be switched in the switching manner shown in Table 2.

【表】 但し、第2表における=及び×は第1表と同
様、第4図及び第5図に示すようなスイツチング
態様であることを示す。 この第2表におけるスイツチング態様の一例を
示せば次の通りである。例えば、第3図の入力デ
ータ列の時刻T2におけるデータ“2”を出力デ
ータ列の時刻T0に出力せしめるためには、光ス
イツチS1,S2,S3を第2表の時刻T0の欄の如く
スイツチさせればよい。そうすると、第3図に示
すような多重化された光信号が図示しない光オア
回路から出力される。 このようなスイツチングを生ぜしめるのに要す
る光スイツチの数は多重度が1だけ増えるのに従
つて遅延線及び光スイツチの対を1段増設すれば
よいから、光時分割スイツチ1の多重度をNとし
たとき、(N−1)となる。 従つて、本発明によれば、従来の光時分割スイ
ツチを構成するのに要する光スイツチ数に比し約
2分の1の数の光スイツチで光時分割スイツチを
構成することができる。それ故、光時分割スイツ
チをコンパクトにしつつその作り易さを享受し得
る。 なお、上記実施例では光スイツチの一方の入力
部に対する直進出力部を次段の遅延線の入力部
に、又他方の入力部に対する直進出力部を次段の
光スイツチの他方の入力部に光学的に結合する場
合を説明したが、光スイツチの一方の入力部に対
する偏向出力部を次段の遅延線の入力部に、又他
方の入力部に対する偏向出力部を次段の光スイツ
チの他方の入力部に光学的に結合し、そして初段
及び最終段も上記と同様の処置をとるようにして
もよい。 (ト) 発明の効果 以上述べたように、本発明によれば、 光時分割スイツチを構成するのに要する光ス
イツチ数を従来に比し半減し得、 これにより、光時分割スイツチのコンパクト
性とその製造容易性とを享受し得る、等の効果
が得られる。
[Table] However, as in Table 1, = and × in Table 2 indicate switching modes as shown in FIGS. 4 and 5. An example of the switching mode in Table 2 is as follows. For example , in order to output data " 2 " at time T 2 of the input data string in FIG . Just switch it like in the 0 column. Then, a multiplexed optical signal as shown in FIG. 3 is output from an optical OR circuit (not shown). The number of optical switches required to produce such switching can be increased by adding one stage of pairs of delay lines and optical switches as the multiplicity increases by one, so the multiplicity of the optical time division switch 1 can be increased by When N, it becomes (N-1). Therefore, according to the present invention, an optical time division switch can be constructed with approximately one-half the number of optical switches required to construct a conventional optical time division switch. Therefore, the optical time division switch can be made compact and easy to manufacture. In the above embodiment, the direct input section for one input section of the optical switch is connected to the input section of the next stage delay line, and the direct output section for the other input section is optically connected to the other input section of the next stage optical switch. The case where the deflection output section for one input section of the optical switch is connected to the input section of the next stage delay line, and the deflection output section for the other input section is connected to the other side of the next stage optical switch. It may be optically coupled to the input section, and the first and last stages may also take the same measures as described above. (G) Effects of the Invention As described above, according to the present invention, the number of optical switches required to configure an optical time division switch can be halved compared to the conventional one, thereby increasing the compactness of the optical time division switch. Effects such as being able to enjoy the advantages of manufacturing and ease of manufacture can be obtained.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図及び第2図は従来の4×4の光時分割ス
イツチを示す図、第3図は4×4の光時分割スイ
ツチで時分割される入力データ列及び時分割後の
出力データ列を示す図、第4図及び第5図は
夫々、光スイツチのスイツチング態様を示す図、
第6図は本発明の一実施例を示す図である。 図中、1は光時分割スイツチ、31,32,33
は遅延線、S1,S2,S3は光スイツチである。
Figures 1 and 2 are diagrams showing a conventional 4x4 optical time division switch, and Figure 3 is an input data string time-divided by the 4x4 optical time division switch and an output data sequence after time division. FIG. 4 and FIG. 5 are diagrams showing the switching mode of the optical switch, respectively.
FIG. 6 is a diagram showing an embodiment of the present invention. In the figure, 1 is an optical time division switch, 3 1 , 3 2 , 3 3
is a delay line, and S 1 , S 2 , and S 3 are optical switches.

Claims (1)

【特許請求の範囲】 1 2入力2出力型の光スイツチと遅延線とで構
成される多重度Nの光時分割スイツチにおいて、 入力光に1タイムスロツト分の遅延時間を与え
る遅延線の出力部を光スイツチの一方の入力部に
光学的に結合し、該光スイツチの前段の光スイツ
チの一方の出力部を該遅延線の入力部に光学的に
結合し且つ該前段の光スイツチの他方の出力部を
次段の光スイツチの他方の入力部に光学的に結合
する同一構成の光スイツチ段を(N−1)段縦続
接続し、その初段の遅延線の入力部を入力光信号
供給部に光学的に結合すると共に、該初段の光ス
イツチの他方の入力部を光学的に閉塞する一方、
その最終段の光スイツチの出力部を光オア回路を
介してN多重時分割出力としたことを特徴とする
光時分割スイツチ。
[Scope of Claims] 1. In an optical time division switch with a multiplicity of N, which is composed of a 2-input 2-output type optical switch and a delay line, an output section of the delay line that gives input light a delay time of one time slot. is optically coupled to one input of an optical switch, one output of a preceding optical switch of the optical switch is optically coupled to an input of the delay line, and the other output of the preceding optical switch is optically coupled to an input of the delay line. (N-1) optical switch stages of the same configuration are connected in cascade, the output part of which is optically coupled to the other input part of the next optical switch, and the input part of the first stage delay line is connected to the input optical signal supply part. while optically coupling to the optical switch and optically blocking the other input section of the first-stage optical switch;
An optical time division switch characterized in that the output section of the optical switch at the final stage is N-multiplexed time division output via an optical OR circuit.
JP59099939A 1984-05-18 1984-05-18 Optical time division switch Granted JPS60244185A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59099939A JPS60244185A (en) 1984-05-18 1984-05-18 Optical time division switch

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59099939A JPS60244185A (en) 1984-05-18 1984-05-18 Optical time division switch

Publications (2)

Publication Number Publication Date
JPS60244185A JPS60244185A (en) 1985-12-04
JPH0515360B2 true JPH0515360B2 (en) 1993-03-01

Family

ID=14260683

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59099939A Granted JPS60244185A (en) 1984-05-18 1984-05-18 Optical time division switch

Country Status (1)

Country Link
JP (1) JPS60244185A (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63209395A (en) * 1987-02-26 1988-08-30 Nippon Telegr & Teleph Corp <Ntt> Optical time switch
US5115428A (en) * 1989-09-05 1992-05-19 The University Of Colorado Foundation, Inc. Serial array time-slot interchangers

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5375811A (en) * 1976-12-17 1978-07-05 Hitachi Ltd Time sharing channel formation
JPS5866489A (en) * 1981-10-16 1983-04-20 Fujitsu Ltd Optical time switch

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5375811A (en) * 1976-12-17 1978-07-05 Hitachi Ltd Time sharing channel formation
JPS5866489A (en) * 1981-10-16 1983-04-20 Fujitsu Ltd Optical time switch

Also Published As

Publication number Publication date
JPS60244185A (en) 1985-12-04

Similar Documents

Publication Publication Date Title
EP0280237A3 (en) Multiple channel wavelength division multiplexer/demultiplexer
JPH0715302A (en) Variable delay buffer circuit
JPS60247733A (en) Logical arithmetic circuit
JPH0515360B2 (en)
KR960013983B1 (en) Optical signal compression device
JPH0199314A (en) Synchronizer flip flop circuit apparatus
KR910019461A (en) Color tv receiver
GB2026744A (en) Digital updown counter
DE3785857D1 (en) CIRCUIT ARRANGEMENT FOR FREQUENCY DIVISION.
JP2511983B2 (en) Special sound effect switching device
JPS60144723A (en) Optical logic circuit
JPH0349238B2 (en)
JPH0432822Y2 (en)
JPH0224406B2 (en)
SU1608640A1 (en) Cell of switching circuit
JP2881788B2 (en) Video signal switching device
JPH0514138A (en) Latch circuit with temporary latch function
JPH0528039B2 (en)
JPS5666982A (en) Video coupling device
JP2653122B2 (en) Video signal selection device
KR0130201B1 (en) Output select circuit using implant mask
SU1032602A1 (en) Three-channel redunancy device
KR900003479Y1 (en) Audio signal selector for multisound television
JPS61113199A (en) Optical shift register circuit
JPS62183172A (en) Semiconductor device