JPH0513925A - Thick film circuit forming method - Google Patents

Thick film circuit forming method

Info

Publication number
JPH0513925A
JPH0513925A JP16144791A JP16144791A JPH0513925A JP H0513925 A JPH0513925 A JP H0513925A JP 16144791 A JP16144791 A JP 16144791A JP 16144791 A JP16144791 A JP 16144791A JP H0513925 A JPH0513925 A JP H0513925A
Authority
JP
Japan
Prior art keywords
thick film
film circuit
nozzle
coated
forming method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16144791A
Other languages
Japanese (ja)
Inventor
Makoto Imanishi
誠 今西
Akira Kabeshita
朗 壁下
Satoshi Shida
智 仕田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP16144791A priority Critical patent/JPH0513925A/en
Publication of JPH0513925A publication Critical patent/JPH0513925A/en
Pending legal-status Critical Current

Links

Landscapes

  • Non-Metallic Protective Coatings For Printed Circuits (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Abstract

PURPOSE:To shorten the time required for simultaneous manufacture of a plurality of multilayer coating substance when a thick film circuit is formed. CONSTITUTION:A specific interval is maintained between a nozzle 2 and the surface 3 to be coated by stylus, and a multilayer coating operation is conducted simultaneously by moving the nozzle 2 while coating materials 1a and 1b are being discharged.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、電子回路等を構成する
厚膜回路の形成方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for forming a thick film circuit which constitutes an electronic circuit or the like.

【0002】[0002]

【従来の技術】以下、従来の厚膜回路の形成方法を図面
を参照して説明する。図3は描画装置の概略図、図4は
従来の描画工法の工程図である。図3において、1cは
回路を形成する塗布物質、2はノズル、3は被塗布面、
4cは圧縮空気、5はスタイラスであり、このスタイラ
ス5によってノズル2と被塗布面3との間隔を一定に保
持し、圧縮空気4cにより塗布物質1cを吐出しながら
移動し描画する。描画後、図4に示すように乾燥工程,
焼成工程を経て、さらに層数だけ同じ工程を繰り返して
回路を形成する。
2. Description of the Related Art A conventional method for forming a thick film circuit will be described below with reference to the drawings. FIG. 3 is a schematic view of a drawing apparatus, and FIG. 4 is a process drawing of a conventional drawing method. In FIG. 3, 1c is a coating material for forming a circuit, 2 is a nozzle, 3 is a surface to be coated,
Reference numeral 4c is compressed air, and 5 is a stylus. The stylus 5 keeps the distance between the nozzle 2 and the surface 3 to be coated constant, and the compressed air 4c moves and draws the coating substance 1c while discharging. After drawing, as shown in FIG. 4, a drying process,
After the firing process, the same process is repeated by the number of layers to form a circuit.

【0003】[0003]

【発明が解決しようとする課題】しかしながら上記方法
では、図4の工程図に示すように、複数層の回路を形成
する場合、層数だけ描画工程,乾燥工程,焼成工程を繰
り返さなければならず、回路形成のリードタイムが長い
という課題を有していた。
However, in the above method, as shown in the process diagram of FIG. 4, when a circuit having a plurality of layers is formed, the drawing process, the drying process, and the firing process must be repeated by the number of layers. The problem is that the lead time for circuit formation is long.

【0004】本発明はこの課題を解決するために、リー
ドタイムを大幅に短縮できる厚膜回路の形成方法を提供
するものである。
In order to solve this problem, the present invention provides a method for forming a thick film circuit which can significantly reduce the lead time.

【0005】[0005]

【課題を解決するための手段】上記の目的を達成するた
めに本発明は、被塗布面上に複数の塗布物質を同時に多
層に形成する工程を有してなるものである。
In order to achieve the above object, the present invention comprises a step of simultaneously forming a plurality of coating substances in multiple layers on the surface to be coated.

【0006】[0006]

【作用】本発明によれば、被塗布面上に複数の塗布物質
を同時に多層に形成することができるので、回路形成の
リードタイムを大幅に短縮することが可能となる。
According to the present invention, since a plurality of coating substances can be simultaneously formed in multiple layers on the surface to be coated, the lead time for circuit formation can be greatly shortened.

【0007】[0007]

【実施例】図1は本発明の実施例における描画装置の概
略図である。同図において、1a,1bは各々回路を形
成する塗布物質、2はノズル、3は被塗布面、4a,4
bは各々圧縮空気、5はスタイラスであり、このスタイ
ラス5によってノズル2と被塗布面3との間隔を一定に
保持し、圧縮空気4a,4bにより塗布物質1a,1b
を吐出しながら移動し描画する。ノズル2は内部が2分
割されており、各々独立した塗布物質1a,1bおよび
圧縮空気4a,4bを使用することができる。図1にお
いて、圧縮空気4bにより塗布物質1bを、塗布物質1
aより先行させて吐出し、遅れて圧縮空気4aにより塗
布物質1aを吐出させる。従って塗布物質1bを描画し
た後に、上層に塗布物質1aが描画されることとなる。
厚膜回路を形成する塗布物質1a,1bは、例えば厚膜
用導体ペースト,樹脂等、いずれの物質でも可能であ
る。
1 is a schematic view of a drawing apparatus according to an embodiment of the present invention. In the figure, 1a and 1b are coating substances for forming circuits, 2 is a nozzle, 3 is a surface to be coated, 4a and 4a.
b is compressed air, and 5 is a stylus. The stylus 5 keeps the distance between the nozzle 2 and the surface 3 to be coated constant, and the compressed air 4a, 4b applies the coating substances 1a, 1b.
Move and draw while ejecting. The inside of the nozzle 2 is divided into two parts, and independent coating substances 1a and 1b and compressed air 4a and 4b can be used. In FIG. 1, the coating substance 1b is applied by compressed air 4b
The applied substance 1a is ejected earlier than a, and the compressed substance 4a is ejected later with the compressed air 4a. Therefore, after drawing the coating substance 1b, the coating substance 1a is drawn on the upper layer.
The coating substances 1a and 1b forming the thick film circuit may be any substance such as thick film conductor paste and resin.

【0008】被塗布面についても、例えばセラミック基
板,TABテープ等、いずれの種類でも可能である。形
成される回路についても、例えば厚膜回路等、いずれの
パターンの形成でも可能である。また本実施例では2層
の形成としたが、2層以上の場合も、ノズル2の内部の
分割を変更することにより可能である。本実施例によれ
ば、図2に示すような工程となり、複数層を同時に形成
できるので、回路形成のリードタイムを大幅に短縮する
ことができる。
The coated surface may be of any type, such as a ceramic substrate or a TAB tape. The circuit to be formed can be formed in any pattern such as a thick film circuit. Further, in the present embodiment, two layers are formed, but the case of two or more layers can also be achieved by changing the division inside the nozzle 2. According to the present embodiment, the process as shown in FIG. 2 is performed, and a plurality of layers can be formed at the same time, so that the lead time for circuit formation can be significantly shortened.

【0009】[0009]

【発明の効果】以上の説明で明らかなように本発明によ
れば、被塗布面上に複数の物質を同時に多層に形成する
工程を有しているので、回路形成のリードタイムを大幅
に短縮することができる。
As is apparent from the above description, according to the present invention, since there is a step of simultaneously forming a plurality of substances in multiple layers on the surface to be coated, the lead time for circuit formation is greatly reduced. can do.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明による厚膜回路形成の実施例における描
画装置の概略断面図
FIG. 1 is a schematic sectional view of a drawing apparatus in an embodiment of thick film circuit formation according to the present invention.

【図2】本発明による厚膜回路形成の実施例における工
程図
FIG. 2 is a process diagram in an example of forming a thick film circuit according to the present invention.

【図3】従来の厚膜回路形成における描画装置の概略断
面図
FIG. 3 is a schematic sectional view of a conventional drawing apparatus for forming a thick film circuit.

【図4】従来の厚膜回路形成における工程図FIG. 4 is a process diagram of conventional thick film circuit formation.

【符号の説明】[Explanation of symbols]

1a 塗布物質 1b 塗布物質 2 ノズル 3 被塗布面 4a 圧縮空気 4b 圧縮空気 5 スタイラス 1a Coating substance 1b Coating substance 2 Nozzle 3 Surface to be coated 4a Compressed air 4b Compressed air 5 Stylus

Claims (1)

【特許請求の範囲】 【請求項1】複数のノズルから複数の塗布物質を同時に
吐出させて、被塗布面上に複数の塗布物質を同時に多層
に形成する厚膜回路の形成方法。
Claim: What is claimed is: 1. A method for forming a thick film circuit in which a plurality of coating substances are simultaneously ejected from a plurality of nozzles to simultaneously form a plurality of coating substances on a surface to be coated in multiple layers.
JP16144791A 1991-07-02 1991-07-02 Thick film circuit forming method Pending JPH0513925A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16144791A JPH0513925A (en) 1991-07-02 1991-07-02 Thick film circuit forming method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16144791A JPH0513925A (en) 1991-07-02 1991-07-02 Thick film circuit forming method

Publications (1)

Publication Number Publication Date
JPH0513925A true JPH0513925A (en) 1993-01-22

Family

ID=15735286

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16144791A Pending JPH0513925A (en) 1991-07-02 1991-07-02 Thick film circuit forming method

Country Status (1)

Country Link
JP (1) JPH0513925A (en)

Similar Documents

Publication Publication Date Title
US3574029A (en) Method of producing multi-layer transferable castings
JPH0370394B2 (en)
JPH01319990A (en) Thick-film forming method
JPH0513925A (en) Thick film circuit forming method
JPH09283360A (en) Method for manufacturing green sheet for laminated part
JP2599519B2 (en) Method of manufacturing green sheet and multilayer ceramic circuit board
JP2903633B2 (en) Manufacturing method of ceramic green sheet
JPH0242797A (en) Manufacture of multilayer ceramic wiring board
JPH04346292A (en) Forming method for via fill and via fill forming apparatus
JPS63129690A (en) Method of forming circuit wiring
JPS5972725A (en) Application of resist
JPH0858259A (en) Screen printing plate
KR100205949B1 (en) Manufacturing apparatus of film-type functional film of flat panel display
JPH0832239A (en) Production of multilayer wiring board
JPS6213029A (en) Resist coating method
JP4151138B2 (en) Method for forming colored coating
JPH07288266A (en) Manufacture of film carrier for tab
JPH08108414A (en) Manufacture of green sheet
JPH1110041A (en) Coating film formation and device therefor
JPH0992567A (en) Manufacture of laminated ceramic capacitor
TW429568B (en) Method for thick film coating via hole sidewalls
JPH08188885A (en) Etching method
JP2000223353A (en) Manufacture of green sheet and its manufacturing device
JPH08242056A (en) Circuit board fitted with capacitor, and its manufacture
JPH0410903A (en) Production of ceramic substrate