JPH05110907A - Matrix switcher - Google Patents

Matrix switcher

Info

Publication number
JPH05110907A
JPH05110907A JP3293732A JP29373291A JPH05110907A JP H05110907 A JPH05110907 A JP H05110907A JP 3293732 A JP3293732 A JP 3293732A JP 29373291 A JP29373291 A JP 29373291A JP H05110907 A JPH05110907 A JP H05110907A
Authority
JP
Japan
Prior art keywords
signal
input
output
switcher
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3293732A
Other languages
Japanese (ja)
Other versions
JP2743662B2 (en
Inventor
Kenji Yamamoto
賢司 山本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP3293732A priority Critical patent/JP2743662B2/en
Publication of JPH05110907A publication Critical patent/JPH05110907A/en
Application granted granted Critical
Publication of JP2743662B2 publication Critical patent/JP2743662B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00Reducing energy consumption in communication networks
    • Y02D30/70Reducing energy consumption in communication networks in wireless communication networks

Landscapes

  • Studio Circuits (AREA)

Abstract

PURPOSE:To reduce energy consumption by supplying power only to a signal input means inputting signals. CONSTITUTION:When a control part 20 supplies power to a signal switcher 10b and outputs signals inputted to a signal input terminal 13 from a signal output terminal and signals inputted to the signal input terminal connecting the output terminal of the signal switcher 10b are outputted from a signal output terminal 35 of a signal switcher 30, signals inputted to the signal switcher 10b are outputted from the signal output terminal 35 of the output signal switcher 30. At such a time, power is supplied only to the signal switcher 10b and the output signal switcher 30 and is not supplied to signal switchers 10a, 10c and 10d and therefore, energy consumption is reduced.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、マトリクススイッチャ
に関し、特に、テレビスタジオ伝送系に使用して好適な
マトリクススイッチャに関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a matrix switcher, and more particularly to a matrix switcher suitable for use in a television studio transmission system.

【0002】[0002]

【従来の技術】従来、この種のマトリクススイッチャと
して、図3に示すものが知られている。同図において、
横方向に配列された複数の信号入力端子1と、縦方向に
配列された複数の信号出力端子2と、各信号入力端子1
と信号出力端子2とに接続されて両者を導通させたり非
導通とさせたりするマトリクス状のスイッチ素子3と、
制御入力信号に応じて所望の信号入力端子1と信号出力
端子2との信号経路を形成せしめるように各スイッチ素
子3の導通・非導通を制御する制御部4とを備えてい
る。
2. Description of the Related Art Conventionally, a matrix switcher of this type is known as shown in FIG. In the figure,
A plurality of signal input terminals 1 arranged in the horizontal direction, a plurality of signal output terminals 2 arranged in the vertical direction, and each signal input terminal 1
And a switch element 3 in the form of a matrix, which is connected to the signal output terminal 2 to make them conductive or non-conductive.
A control unit 4 is provided for controlling conduction / non-conduction of each switch element 3 so as to form a desired signal input terminal 1 and signal output terminal 2 signal path in accordance with a control input signal.

【0003】そして、制御部4は制御信号に応じて必要
なスイッチ素子3を導通せしめるとともに他のスイッチ
素子3を非導通とするように制御し、所望の信号入力端
子1と信号出力端子2との信号経路を形成せしめてい
る。
Then, the control unit 4 controls so that the necessary switch element 3 is made conductive and the other switch elements 3 are made non-conductive in accordance with the control signal, and the desired signal input terminal 1 and signal output terminal 2 are connected. The signal path of is formed.

【0004】[0004]

【発明が解決しようとする課題】上述した従来のマトリ
クススイッチャにおいては、導通せしめるためのスイッ
チ素子に電力を供給するとともに、非導通とするための
スイッチ素子にも電力を供給しなければならないため、
マトリクスの配列素子数が多い場合に電力の消費量が多
くなりすぎるという課題があった。特に、ECL論理回
路で構成された場合には導通せしめるためのスイッチ素
子と非導通とするためのスイッチ素子とにおいて消費電
力に差がないため、電力の消費量が大きくなる。
In the above-mentioned conventional matrix switcher, it is necessary to supply power to the switch element for making it conductive, and at the same time supply power to the switch element for making it non-conductive.
There is a problem that the power consumption becomes too large when the number of matrix array elements is large. In particular, in the case of the ECL logic circuit, there is no difference in power consumption between the switch element for making it conductive and the switch element for making it non-conductive, so that the power consumption increases.

【0005】本発明は、上記課題にかんがみてなされた
もので、消費電力の小さなマトリクススイッチャの提供
を目的とする。
The present invention has been made in view of the above problems, and an object thereof is to provide a matrix switcher with low power consumption.

【0006】[0006]

【課題を解決するための手段】上記目的を達成するた
め、請求項1にかかる発明は、複数の入力端を備えて電
源の供給時に指定された一の入力端における入力信号を
出力する複数の信号切換手段と、複数の入力端に上記複
数の信号切換手段が接続されて指定された一の入力信号
を出力する出力切換手段と、選択する入力信号に対応し
て上記出力切換手段の切換を指定し、かつ、上記信号切
換手段のうち同選択する入力信号が入力されているもの
に電源を供給するとともにその切換を指定する制御部と
を備えた構成としてある。
In order to achieve the above object, the invention according to claim 1 is provided with a plurality of input terminals and outputs a plurality of input signals at one input terminal designated when power is supplied. Signal switching means, output switching means for connecting the plurality of signal switching means to a plurality of input terminals and outputting one designated input signal, and switching of the output switching means corresponding to an input signal to be selected. The control unit supplies power to one of the signal switching means to which the input signal to be selected is input, and controls the switching.

【0007】[0007]

【作用】上記のように構成した請求項1にかかる発明に
おいては、制御部は、信号切換手段のうち選択すべき入
力信号が入力されているものに電源を供給するとともに
その信号切換手段の切換を指定して同選択すべき入力信
号を出力せしめ、かつ、選択する入力信号に対応して上
記選択すべき入力信号を出力している信号切換手段を選
択するように出力切換手段の切換を指定する。すなわ
ち、電源を供給されるのは出力切換手段と選択すべき入
力信号が入力されている信号切換手段だけにしている。
In the invention according to claim 1 configured as described above, the control section supplies the power to the signal switching means to which the input signal to be selected is inputted and the switching of the signal switching means. To output the input signal to be selected, and to specify the switching of the output switching means so as to select the signal switching means outputting the input signal to be selected corresponding to the input signal to be selected. To do. That is, power is supplied only to the output switching means and the signal switching means to which the input signal to be selected is input.

【0008】[0008]

【実施例】以下、図面にもとづいて本発明の実施例を説
明する。図1は、本発明の一実施例にかかるマトリクス
スイッチャのブロック図である。同図において、四つの
信号切換器10(10a〜10d)はそれぞれ四つの信
号入力端子11〜14を備えており、それぞれ制御部2
0に接続されて電源の供給と信号の切換を制御されてい
る。すなわち、各信号切換器10は制御部20から電源
を供給されたときに同制御部20の指定に応じていずれ
かの信号入力端子11〜14に入力されている入力信号
を信号出力端子15から出力する。
Embodiments of the present invention will be described below with reference to the drawings. FIG. 1 is a block diagram of a matrix switcher according to an embodiment of the present invention. In the figure, each of the four signal switching devices 10 (10a to 10d) includes four signal input terminals 11 to 14, and the control unit 2
It is connected to 0 to control power supply and signal switching. That is, each signal switch 10 receives from the signal output terminal 15 the input signal input to any one of the signal input terminals 11 to 14 according to the designation of the controller 20 when the power is supplied from the controller 20. Output.

【0009】出力信号切換器30は四つの信号入力端子
31〜34を備え、各信号入力端子31〜34には四つ
の信号切換器10の信号出力端子15が接続されてい
る。そして、制御部20の指定に応じていずれかの信号
入力端子31〜34に入力されている入力信号を信号出
力端子35から出力する。なお、出力信号切換器30に
は常に電源を供給している。
The output signal switcher 30 has four signal input terminals 31 to 34, and the signal output terminals 15 of the four signal switchers 10 are connected to the respective signal input terminals 31 to 34. Then, the input signal input to any of the signal input terminals 31 to 34 according to the designation of the control unit 20 is output from the signal output terminal 35. The output signal switch 30 is always supplied with power.

【0010】次に、上記構成からなる本実施例の動作を
説明する。いま、図2に示すように、信号切換器10b
の信号入力端子13に入力されている信号を選択しよう
としているとする。この場合、制御部20は信号切換器
10bに対して電源を供給するとともに信号入力端子1
3に入力されている信号を信号出力端子15より出力せ
しめる。また、制御部20は出力信号切換器30に対し
て信号切換器10bの信号出力端子15が接続されてい
る信号入力端子32に入力されている信号を信号出力端
子35より出力せしめる。
Next, the operation of this embodiment having the above structure will be described. Now, as shown in FIG. 2, the signal switch 10b
Suppose that the user is trying to select the signal input to the signal input terminal 13. In this case, the control unit 20 supplies power to the signal switch 10b, and the signal input terminal 1
The signal input to 3 is output from the signal output terminal 15. Further, the control unit 20 causes the signal output terminal 35 to output the signal input to the signal input terminal 32 to which the signal output terminal 15 of the signal switch 10b is connected to the output signal switch 30.

【0011】かかる制御により、信号切換器10bの信
号入力端子13に入力されている信号が、出力信号切換
器30の信号出力端子35から出力される。そして、こ
のときに電源が供給されているのは信号切換器10bと
出力信号切換器30であり、信号切換器10a,10
c,10dに対して電源が供給されていないので消費電
力は小さい。
By such control, the signal input to the signal input terminal 13 of the signal switch 10b is output from the signal output terminal 35 of the output signal switch 30. The power is supplied to the signal switch 10b and the output signal switch 30 at this time.
Since power is not supplied to c and 10d, power consumption is small.

【0012】[0012]

【発明の効果】以上説明したように本発明は、入力信号
を複数の信号入力手段に分けて入力し、選択すべき入力
信号が入力されている信号入力手段にのみ電源を供給す
るため、常に全ての信号入力手段に対して電源を供給す
るのに比較して消費電力を少なくすることが可能なマト
リクススイッチャを提供することができる。
As described above, according to the present invention, an input signal is divided into a plurality of signal input means and input, and the power is supplied only to the signal input means to which the input signal to be selected is input. It is possible to provide a matrix switcher capable of reducing power consumption as compared with supplying power to all signal input means.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例にかかるマトリクススイッチ
ャのブロック図である。
FIG. 1 is a block diagram of a matrix switcher according to an embodiment of the present invention.

【図2】マトリクススイッチャにおける電源のオン・オ
フ制御と入力信号の選択制御を示すブロック図である。
FIG. 2 is a block diagram showing on / off control of a power supply and selection control of an input signal in a matrix switcher.

【図3】従来のマトリクススイッチャのブロック図であ
る。
FIG. 3 is a block diagram of a conventional matrix switcher.

【符号の説明】[Explanation of symbols]

10(10a〜10d)…信号切換器 11〜14…信号入力端子 15…信号出力端子 20…制御部 30…出力信号切換器 31〜34…信号入力端子 35…信号出力端子 10 (10a to 10d) ... Signal switching device 11-14 ... Signal input terminal 15 ... Signal output terminal 20 ... Control unit 30 ... Output signal switching device 31-34 ... Signal input terminal 35 ... Signal output terminal

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 複数の入力端を備えて電源の供給時に指
定された一の入力端における入力信号を出力する複数の
信号切換手段と、 複数の入力端に上記複数の信号切換手段が接続されて指
定された一の入力信号を出力する出力切換手段と、 選択する入力信号に対応して上記出力切換手段の切換を
指定し、かつ、上記信号切換手段のうち同選択する入力
信号が入力されているものに電源を供給するとともに、
その切換を指定する制御部とを具備することを特徴とす
るマトリクススイッチャ。
1. A plurality of signal switching means having a plurality of input terminals for outputting an input signal at one designated input terminal when power is supplied, and the plurality of signal switching means are connected to the plurality of input terminals. Output switching means for outputting one input signal designated by the above, and switching of the output switching means is designated corresponding to the input signal to be selected, and the input signal selected by the output switching means is inputted. Supply power to
A matrix switcher, comprising: a control unit for designating the switching.
JP3293732A 1991-10-14 1991-10-14 Matrix switcher Expired - Lifetime JP2743662B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3293732A JP2743662B2 (en) 1991-10-14 1991-10-14 Matrix switcher

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3293732A JP2743662B2 (en) 1991-10-14 1991-10-14 Matrix switcher

Publications (2)

Publication Number Publication Date
JPH05110907A true JPH05110907A (en) 1993-04-30
JP2743662B2 JP2743662B2 (en) 1998-04-22

Family

ID=17798528

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3293732A Expired - Lifetime JP2743662B2 (en) 1991-10-14 1991-10-14 Matrix switcher

Country Status (1)

Country Link
JP (1) JP2743662B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013238686A (en) * 2012-05-14 2013-11-28 Mitsubishi Electric Corp Video signal processor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013238686A (en) * 2012-05-14 2013-11-28 Mitsubishi Electric Corp Video signal processor

Also Published As

Publication number Publication date
JP2743662B2 (en) 1998-04-22

Similar Documents

Publication Publication Date Title
JPH0525440B2 (en)
EP0202016B1 (en) Multiple input silent audio switch
US3075089A (en) Pulse generator employing and-invert type logical blocks
JPH05110907A (en) Matrix switcher
JPH06113346A (en) Drive circuit of transmission line
US7208977B2 (en) Tristate startup operating mode setting device
JPS6237849B2 (en)
US5870028A (en) Input expansion for crosspoint switch module
JPS58159071A (en) Switcher controlling circuit
JPS61274584A (en) Switching unit for video signal
KR940006979Y1 (en) Matrix switch circuit of input enlarging
JPS5748153A (en) Picture element density converting system
KR900003479Y1 (en) Audio signal selector for multisound television
KR0167911B1 (en) Matrix contacting point driving apparatus of relay
JPH0514138A (en) Latch circuit with temporary latch function
JPS6379123A (en) Clock distribution circuit
JP2881788B2 (en) Video signal switching device
JPH0311957Y2 (en)
JP2510088Y2 (en) Matrix switch circuit
JPH05265595A (en) One-chip microcomputer
JPH0516785Y2 (en)
JPS61144110A (en) Voltage control circuit
CA2270654A1 (en) Control arrangement and method for electronic device
JPH08331478A (en) Television receiver
JPS63316511A (en) Video signal switching device