JPH0510856B2 - - Google Patents
Info
- Publication number
- JPH0510856B2 JPH0510856B2 JP14695383A JP14695383A JPH0510856B2 JP H0510856 B2 JPH0510856 B2 JP H0510856B2 JP 14695383 A JP14695383 A JP 14695383A JP 14695383 A JP14695383 A JP 14695383A JP H0510856 B2 JPH0510856 B2 JP H0510856B2
- Authority
- JP
- Japan
- Prior art keywords
- threshold level
- threshold
- comparator
- level
- state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/06—DC level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
- H04L25/061—DC level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of DC offset
- H04L25/062—Setting decision thresholds using feedforward techniques only
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14695383A JPS6038955A (ja) | 1983-08-11 | 1983-08-11 | 自動スレツシヨルドレベル制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14695383A JPS6038955A (ja) | 1983-08-11 | 1983-08-11 | 自動スレツシヨルドレベル制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6038955A JPS6038955A (ja) | 1985-02-28 |
JPH0510856B2 true JPH0510856B2 (enrdf_load_stackoverflow) | 1993-02-10 |
Family
ID=15419306
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14695383A Granted JPS6038955A (ja) | 1983-08-11 | 1983-08-11 | 自動スレツシヨルドレベル制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6038955A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2652217B1 (fr) * | 1989-09-20 | 1994-02-18 | Merlin Gerin | Dispositif de transmission synchrone, notamment pour declencheur electronique. |
JP4204710B2 (ja) | 1999-07-29 | 2009-01-07 | 株式会社ルネサステクノロジ | 入力閾値自動選択回路 |
-
1983
- 1983-08-11 JP JP14695383A patent/JPS6038955A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6038955A (ja) | 1985-02-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4584690A (en) | Alternate Mark Invert (AMI) transceiver with switchable detection and digital precompensation | |
US3555428A (en) | Fsk receiver for detecting a data signal with the same number of cycles of each carrier frequency | |
US4415984A (en) | Synchronous clock regenerator for binary serial data signals | |
EP0074587B1 (en) | Frequency-independent, self-clocking encoding technique and apparatus for digital communications | |
US3733550A (en) | Multilevel signal transmission system | |
US3731199A (en) | Multilevel signal transmission system | |
EP0119004B1 (en) | Ring communications system | |
US4276649A (en) | Receiver for digital signals in line code | |
US7333518B2 (en) | Transmission method and transmission system as well as communications device | |
CA2021295C (en) | Polarity detector for subscriber lines | |
US3953673A (en) | Digital data signalling systems and apparatus therefor | |
US4189621A (en) | CMI-encoder | |
US4536876A (en) | Self initializing phase locked loop ring communications system | |
JPH0510856B2 (enrdf_load_stackoverflow) | ||
US4203003A (en) | Frame search control for digital transmission system | |
EP0176561B1 (en) | Digital phase-locked loop circuit | |
CA1134046A (en) | Circuit for converting binary digital signals into pseudoternary a.c. pulses | |
US5095496A (en) | Digital audio signal receiver | |
CA1205586A (en) | Apparatus for receiving high-speed data in packet form | |
EP0066622A1 (en) | METHOD AND DEVICE FOR DEMODULATING DIFFERENTIALLY ENCODED PHASE MODULATED DATA TRANSMISSIONS. | |
US4247935A (en) | Arrangement for converting start-stop signals into an isochronous signal | |
JPS6320931A (ja) | デ−タ伝送装置 | |
JPH0557786B2 (enrdf_load_stackoverflow) | ||
JPH0137017B2 (enrdf_load_stackoverflow) | ||
JPS6337738A (ja) | ペアケ−ブル用デイジタル伝送方式 |