JPH0465441U - - Google Patents

Info

Publication number
JPH0465441U
JPH0465441U JP10994390U JP10994390U JPH0465441U JP H0465441 U JPH0465441 U JP H0465441U JP 10994390 U JP10994390 U JP 10994390U JP 10994390 U JP10994390 U JP 10994390U JP H0465441 U JPH0465441 U JP H0465441U
Authority
JP
Japan
Prior art keywords
lead
semiconductor device
conductive adhesive
electrically connected
utility
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10994390U
Other languages
English (en)
Japanese (ja)
Other versions
JP2513872Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1990109943U priority Critical patent/JP2513872Y2/ja
Publication of JPH0465441U publication Critical patent/JPH0465441U/ja
Application granted granted Critical
Publication of JP2513872Y2 publication Critical patent/JP2513872Y2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Adhesives Or Adhesive Processes (AREA)
JP1990109943U 1990-10-19 1990-10-19 半導体装置 Expired - Fee Related JP2513872Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990109943U JP2513872Y2 (ja) 1990-10-19 1990-10-19 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990109943U JP2513872Y2 (ja) 1990-10-19 1990-10-19 半導体装置

Publications (2)

Publication Number Publication Date
JPH0465441U true JPH0465441U (enrdf_load_stackoverflow) 1992-06-08
JP2513872Y2 JP2513872Y2 (ja) 1996-10-09

Family

ID=31857210

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990109943U Expired - Fee Related JP2513872Y2 (ja) 1990-10-19 1990-10-19 半導体装置

Country Status (1)

Country Link
JP (1) JP2513872Y2 (enrdf_load_stackoverflow)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5577164A (en) * 1978-12-07 1980-06-10 Nec Corp Semiconductor device
JPS62256446A (ja) * 1986-04-30 1987-11-09 Toshiba Corp 半導体装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5577164A (en) * 1978-12-07 1980-06-10 Nec Corp Semiconductor device
JPS62256446A (ja) * 1986-04-30 1987-11-09 Toshiba Corp 半導体装置

Also Published As

Publication number Publication date
JP2513872Y2 (ja) 1996-10-09

Similar Documents

Publication Publication Date Title
JPH0465441U (enrdf_load_stackoverflow)
JPH0270447U (enrdf_load_stackoverflow)
JPH0178035U (enrdf_load_stackoverflow)
JPH022835U (enrdf_load_stackoverflow)
JPS5933254U (ja) 半導体装置
JPH0353843U (enrdf_load_stackoverflow)
JPS61190677U (enrdf_load_stackoverflow)
JPH036842U (enrdf_load_stackoverflow)
JPS6291435U (enrdf_load_stackoverflow)
JPS5863703U (ja) チツプ抵抗器
JPS63180966U (enrdf_load_stackoverflow)
JPH01130559U (enrdf_load_stackoverflow)
JPS647772U (enrdf_load_stackoverflow)
JPS62104477U (enrdf_load_stackoverflow)
JPS63185507U (enrdf_load_stackoverflow)
JPS6237935U (enrdf_load_stackoverflow)
JPH0247061U (enrdf_load_stackoverflow)
JPH0265494U (enrdf_load_stackoverflow)
JPH01104030U (enrdf_load_stackoverflow)
JPS62158814U (enrdf_load_stackoverflow)
JPH0420236U (enrdf_load_stackoverflow)
JPS59107167U (ja) 回路部品
JPS61138273U (enrdf_load_stackoverflow)
JPS63142843U (enrdf_load_stackoverflow)
JPS6234445U (enrdf_load_stackoverflow)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees