JPH0459777B2 - - Google Patents

Info

Publication number
JPH0459777B2
JPH0459777B2 JP1314329A JP31432989A JPH0459777B2 JP H0459777 B2 JPH0459777 B2 JP H0459777B2 JP 1314329 A JP1314329 A JP 1314329A JP 31432989 A JP31432989 A JP 31432989A JP H0459777 B2 JPH0459777 B2 JP H0459777B2
Authority
JP
Japan
Prior art keywords
frame
space
lead
package case
molding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1314329A
Other languages
English (en)
Japanese (ja)
Other versions
JPH03177054A (ja
Inventor
Tadao Hirakawa
Yukio Tamura
Hiromitsu Sasanami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Goto Seisakusho KK
Original Assignee
Goto Seisakusho KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Goto Seisakusho KK filed Critical Goto Seisakusho KK
Priority to JP31432989A priority Critical patent/JPH03177054A/ja
Publication of JPH03177054A publication Critical patent/JPH03177054A/ja
Publication of JPH0459777B2 publication Critical patent/JPH0459777B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP31432989A 1989-12-05 1989-12-05 半導体装置の製造方法 Granted JPH03177054A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP31432989A JPH03177054A (ja) 1989-12-05 1989-12-05 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP31432989A JPH03177054A (ja) 1989-12-05 1989-12-05 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPH03177054A JPH03177054A (ja) 1991-08-01
JPH0459777B2 true JPH0459777B2 (US20100223739A1-20100909-C00005.png) 1992-09-24

Family

ID=18052022

Family Applications (1)

Application Number Title Priority Date Filing Date
JP31432989A Granted JPH03177054A (ja) 1989-12-05 1989-12-05 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPH03177054A (US20100223739A1-20100909-C00005.png)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4828830A (US20100223739A1-20100909-C00005.png) * 1971-08-16 1973-04-17

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4828830A (US20100223739A1-20100909-C00005.png) * 1971-08-16 1973-04-17

Also Published As

Publication number Publication date
JPH03177054A (ja) 1991-08-01

Similar Documents

Publication Publication Date Title
US4622433A (en) Ceramic package system using low temperature sealing glasses
US4025716A (en) Dual in-line package with window frame
JPH0459777B2 (US20100223739A1-20100909-C00005.png)
JPH0379865B2 (US20100223739A1-20100909-C00005.png)
JPH06151703A (ja) 半導体装置及びその成形方法
US5151118A (en) Method for producing a package-type semiconductor assembly
JPH11354764A (ja) 固体撮像装置及びその製造方法
JPH08213864A (ja) 素子チップの実装方法
JPH0741158Y2 (ja) 半導体装置
JPH0338053A (ja) 半導体装置及びその製造方法
JPS6366062B2 (US20100223739A1-20100909-C00005.png)
JP2543661Y2 (ja) マイクロ波トランジスタ
JPH0415942A (ja) 半導体装置
JPH0249726Y2 (US20100223739A1-20100909-C00005.png)
JPS6317256Y2 (US20100223739A1-20100909-C00005.png)
JP2842393B2 (ja) 半導体装置
JPH043501Y2 (US20100223739A1-20100909-C00005.png)
JPH0744024Y2 (ja) 半導体セラミック・パッケージ用窓枠状ろう材付き封着板
JPS6336139B2 (US20100223739A1-20100909-C00005.png)
JPS6329554A (ja) キヤツプ落し込み式半導体装置
JPS60113958A (ja) 半導体装置
JPS6132445A (ja) 半導体装置
JPH0376025B2 (US20100223739A1-20100909-C00005.png)
JPH039334Y2 (US20100223739A1-20100909-C00005.png)
JPH11195724A (ja) 電子部品パッケージおよびその作製方法