JPH0456345B2 - - Google Patents

Info

Publication number
JPH0456345B2
JPH0456345B2 JP62110868A JP11086887A JPH0456345B2 JP H0456345 B2 JPH0456345 B2 JP H0456345B2 JP 62110868 A JP62110868 A JP 62110868A JP 11086887 A JP11086887 A JP 11086887A JP H0456345 B2 JPH0456345 B2 JP H0456345B2
Authority
JP
Japan
Prior art keywords
cache
request
address
signal
req
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62110868A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63276643A (ja
Inventor
Kazue Yamaguchi
Hideki Oosone
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62110868A priority Critical patent/JPS63276643A/ja
Publication of JPS63276643A publication Critical patent/JPS63276643A/ja
Publication of JPH0456345B2 publication Critical patent/JPH0456345B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Advance Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP62110868A 1987-05-08 1987-05-08 キャッシュ・メモリ制御方式 Granted JPS63276643A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62110868A JPS63276643A (ja) 1987-05-08 1987-05-08 キャッシュ・メモリ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62110868A JPS63276643A (ja) 1987-05-08 1987-05-08 キャッシュ・メモリ制御方式

Publications (2)

Publication Number Publication Date
JPS63276643A JPS63276643A (ja) 1988-11-14
JPH0456345B2 true JPH0456345B2 (enrdf_load_stackoverflow) 1992-09-08

Family

ID=14546723

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62110868A Granted JPS63276643A (ja) 1987-05-08 1987-05-08 キャッシュ・メモリ制御方式

Country Status (1)

Country Link
JP (1) JPS63276643A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS63276643A (ja) 1988-11-14

Similar Documents

Publication Publication Date Title
US5371870A (en) Stream buffer memory having a multiple-entry address history buffer for detecting sequential reads to initiate prefetching
US5388247A (en) History buffer control to reduce unnecessary allocations in a memory stream buffer
US4851991A (en) Central processor unit for digital data processing system including write buffer management mechanism
US4831581A (en) Central processor unit for digital data processing system including cache management mechanism
KR100335785B1 (ko) 데이타처리명령의실행
US7000078B1 (en) System and method for maintaining cache coherency in a shared memory system
JPH04233050A (ja) キャッシュメモリ交換プロトコル
US5091845A (en) System for controlling the storage of information in a cache memory
US20080098176A1 (en) Method and Apparatus for Implementing Memory Accesses Using Open Page Mode for Data Prefetching
US5119484A (en) Selections between alternate control word and current instruction generated control word for alu in respond to alu output and current instruction
US5226170A (en) Interface between processor and special instruction processor in digital data processing system
JPH06243038A (ja) キャッシュされたデータを読出しおよび書込む方法ならびにデータをキャッシングする装置
US5287483A (en) Prefetched operand storing system for an information processor
WO1998012639A1 (fr) Systeme informatique
JPH0456345B2 (enrdf_load_stackoverflow)
JPH0516061B2 (enrdf_load_stackoverflow)
US5276892A (en) Destination control logic for arithmetic and logic unit for digital data processor
JP2786886B2 (ja) プリフェッチ制御方法およびプリフェッチ制御装置
JPH0461384B2 (enrdf_load_stackoverflow)
JPH0210450A (ja) キヤツシユメモリの先行フエツチ制御方式
JPH06149669A (ja) キャッシュデータ転送方式およびキャッシュデータ転送装置
JP3039391B2 (ja) メモリシステム
JP2851777B2 (ja) バス制御方法及び情報処理装置
CA1305557C (en) Control signal generation circuit for arithmetic and logic unit for digital processor
JPS5818710B2 (ja) 記憶システム