JPH0453293A - Forming method for insulating film - Google Patents

Forming method for insulating film

Info

Publication number
JPH0453293A
JPH0453293A JP16201890A JP16201890A JPH0453293A JP H0453293 A JPH0453293 A JP H0453293A JP 16201890 A JP16201890 A JP 16201890A JP 16201890 A JP16201890 A JP 16201890A JP H0453293 A JPH0453293 A JP H0453293A
Authority
JP
Japan
Prior art keywords
layer
insulating film
insulating
numbered
exposure mask
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16201890A
Other languages
Japanese (ja)
Inventor
Shuji Takeshita
修二 竹下
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16201890A priority Critical patent/JPH0453293A/en
Publication of JPH0453293A publication Critical patent/JPH0453293A/en
Pending legal-status Critical Current

Links

Landscapes

  • Non-Metallic Protective Coatings For Printed Circuits (AREA)

Abstract

PURPOSE:To prevent pinholes induced in an insulating film from reaching a conductive layer as they communicate with each other by a method wherein odd-numbered and even-numbered insulating layers forming the insulating film are exposed to light using different light exposure masks respectively. CONSTITUTION:A first light exposure mask 5-1 and a second light exposure mask 5-2 are used at light exposure, and in an insulating film 4, an insulating layer 3-1 as an odd-numbered layer is exposed to light through the first light exposure mask 5-1, and an insulating layer 3-2 as an even-numbered layer is exposed to light through the second light exposure mask 5-2. As mentioned above, an even-numbered layer and an odd-numbered layer are made to use different light exposure masks, so that pinholes of the layers induced by the flaws of the light exposure masks are prevented from being coincident with each other in position. Therefore, pinholes are prevented from communicating with each other to make a conductive layer 2 exposed, so that the layer 2 is surely covered with the insulating film 4 and a product can be improved in quality.

Description

【発明の詳細な説明】 〔概要〕 複数の絶縁層を積層することで所定の膜厚の絶縁膜を形
成する絶縁膜形成方法に関し、絶縁膜に生じたピンポー
ルが連通ずることで導電層に達することのないようにす
ることを目的とし、 露光に際しては、複数の第1と第2の露光マスクを用い
、絶縁膜に於ける奇数層となる絶縁層に対する露光を第
1の露光マスクによって行い、偶数層となる絶縁層に対
する露光を第2の露光マスクによって行うように構成す
る。
[Detailed Description of the Invention] [Summary] Regarding an insulating film forming method in which an insulating film of a predetermined thickness is formed by laminating a plurality of insulating layers, pin poles generated in the insulating film reach a conductive layer by communicating with each other. For the purpose of preventing this, a plurality of first and second exposure masks are used during exposure, and the first exposure mask is used to expose the insulating layers that are the odd-numbered layers in the insulating film. The structure is such that the even-numbered insulating layers are exposed to light using a second exposure mask.

(産業上の利用分野〕 本発明は複数の絶縁層を積層することで所定の膜厚の絶
縁膜を形成する絶縁膜形成方法に関する。
(Industrial Application Field) The present invention relates to an insulating film forming method for forming an insulating film of a predetermined thickness by laminating a plurality of insulating layers.

電子機器に用いられる回路網の形成されたセラミック基
板は、−船釣に、セラミック基板の表面に導電層を形成
し、導電層を覆うよう絶縁膜が形成されている。
Ceramic substrates on which circuit networks are formed are used in electronic devices, such as boat fishing, in which a conductive layer is formed on the surface of the ceramic substrate, and an insulating film is formed to cover the conductive layer.

このような絶縁膜は、感光ポリイミドを塗4−1露光、
現像することて積層される。
Such an insulating film is coated with photosensitive polyimide and exposed in 4-1.
They are laminated by developing.

しかし、感光ポリイミドを一回の塗布、露光現像するこ
とで形成される絶縁膜の厚みには限界がある。
However, there is a limit to the thickness of the insulating film that can be formed by one-time coating, exposure and development of photosensitive polyimide.

そこで、導電層に於ける電気特性Qこよって絶縁膜の厚
みを厚くしたい場合か生じた時は、感光ポリイミドの塗
布、露光、現像を複数回繰り返し行うことで厚めを厚く
することが行われろ。
Therefore, when it is desired to increase the thickness of the insulating film due to the electrical property Q of the conductive layer, the thickness can be increased by repeating coating, exposing, and developing the photosensitive polyimide several times.

〔従来の技術] 従来は第;3図の<a>〜(f)の従来の製造工程図に
示す工程によって製造が行われていた。
[Prior Art] Conventionally, manufacturing has been carried out according to the steps shown in the conventional manufacturing process diagrams of <a> to (f) in FIG. 3.

第3図の(a、)に示すように、先づ、セラミックイイ
より成る基板1の表面IAに感光ポリイミドを塗布し、
厚みTの塗膜10によって表面1直こ配設された導電層
2を覆うように形成する。
As shown in FIG. 3(a), first, photosensitive polyimide is applied to the surface IA of the substrate 1 made of ceramic,
A coating film 10 having a thickness T is formed so as to cover the conductive layer 2 disposed directly on the surface.

この塗膜10が硬化後は、(1〕)に示すように露光マ
スクを重ねろことで露光し、塗膜10の不要な個所を現
像によって除去し、(C)に示すように、厚みTの絶縁
層3−1を形成する。
After the coating film 10 is cured, it is exposed to light by overlapping exposure masks as shown in (1), and unnecessary parts of the coating film 10 are removed by development, and as shown in (C), the thickness T An insulating layer 3-1 is formed.

次に、(d)に示すように、絶縁層3−1の上層に感光
ポリイミドを塗布し、17カTの塗膜用を形成し、塗膜
11の硬化後は(e)に示すように、前述と同様に露光
マスクを重ねるごとで露光し、塗膜11の不要な個所を
現像によ、って除去し2、(f)に示すよ・うに、絶縁
層3−1のL層に絶縁層3−2を積層することて厚みf
、の絶縁膜4の形成が行われていた。
Next, as shown in (d), photosensitive polyimide is coated on the upper layer of the insulating layer 3-1 to form a coating film of 17 T, and after the coating film 11 is cured, as shown in (e). In the same way as described above, the exposure mask is overlapped and exposed, and unnecessary parts of the coating film 11 are removed by development. 2. As shown in (f), the L layer of the insulating layer 3-1 is By laminating the insulating layer 3-2, the thickness f
, the insulating film 4 was formed.

通常、このよ・ジな感光ポリイミドを一回の塗布によっ
て形成される塗膜1.O、1,I の厚みTば約10μ
m程度であり、したがって、絶縁層31と3−2とを積
層することで絶縁膜4の厚のtは約20μmにすること
で厚みの厚い絶縁膜4を形成することが行われていた。
Usually, a coating film is formed by applying this type of photosensitive polyimide once.1. The thickness of O,1,I is approximately 10μ
Therefore, a thick insulating film 4 has been formed by stacking the insulating layers 31 and 3-2 so that the thickness t of the insulating film 4 is about 20 μm.

したがって、絶縁膜4の厚みtを更に、厚くしたい場合
は、更に、感光ポリイミドの塗布、露光現像を繰り返す
ことご絶縁層3−2の上層Qこ絶縁層を積層するごとて
、より厚みの厚い絶縁膜4の形成が行われろ。
Therefore, if you want to further increase the thickness t of the insulating film 4, repeat coating of photosensitive polyimide and exposure and development. The insulating film 4 is now formed.

〔発明が解決しよ・うとする課題] しかし、ごのよ・うな感光ポリイミドの塗布、露光、現
像を繰り返すことで複数の絶縁層3−1 、3−2を積
層することで絶縁膜4の厚みを厚くすることでは、例え
ば、露光時に用いる露光マスク5に「キズ」があると、
例えば、ネガタイプの場合は露光しない個所が「′l−
ズ」によって露光されることになり、ポジタイプの場合
は露光すべき個所が1−1−ズ」によって露光されなく
なり、いずれの場合でも、「キズ」があることで露光後
の現像により、第3回の(f)の4部に示すようなピン
ボールが生しる。
[Problems to be Solved by the Invention] However, by repeatedly applying photosensitive polyimide, exposing and developing a plurality of insulating layers 3-1 and 3-2, the insulating film 4 can be formed. By increasing the thickness, for example, if there are "scratches" on the exposure mask 5 used during exposure,
For example, in the case of a negative type, the unexposed areas are
In the case of a positive type, the area that should be exposed is not exposed due to the 1-1-z. A pinball like the one shown in part 4 of (f) of the inning occurs.

また、ピンボールが生じる個所は一つの露光マスク5を
用いることで同一・の個所となり、ピンボールが絶縁層
3−1 、3−2を連通ずることになる。
Furthermore, by using one exposure mask 5, pinballs occur at the same location, and the pinballs communicate with the insulating layers 3-1 and 3-2.

したがって、導電層2に対する絶縁が行われなくなり、
更に、エソチング工程に於ける処理液が浸透するなどの
問題を有していた。
Therefore, insulation with respect to the conductive layer 2 is no longer performed,
Furthermore, there were other problems such as penetration of the treatment liquid in the ethoching process.

そこで、本発明では、絶縁膜に生じたピンボールが連通
ずることで導電層に達することのないようにすることを
目的とする。
Therefore, an object of the present invention is to prevent the pinballs generated in the insulating film from reaching the conductive layer by communicating with each other.

〔課題を解決するだめの手段〕[Failure to solve the problem]

第1図の(a)(b)は本発明の原理説明図である。 FIGS. 1(a) and 1(b) are diagrams explaining the principle of the present invention.

第1図の(a)(b)に示すよ・うに、露光に際しては
、複数の第1と第2の露光マスク5−1,5−2を用い
、絶縁膜4に於りる奇数層となる絶縁層3−1に対する
露光を第1の露光マスク5−1 によって行い、偶数層
となる絶縁層3−2に対する露光を第2の露光マスク5
−2によって行・うよ・うに構成する。
As shown in FIGS. 1(a) and 1(b), during exposure, a plurality of first and second exposure masks 5-1 and 5-2 are used to cover the odd-numbered layers of the insulating film 4. The first exposure mask 5-1 is used to expose the insulating layer 3-1, and the second exposure mask 5 is used to expose the even-numbered insulating layer 3-2.
-2 is composed of go, yo, and so.

このように構成することによって前述の課題は解決され
る。
With this configuration, the above-mentioned problem is solved.

〔作用〕[Effect]

即ぢ、絶縁膜を構成する奇数層の絶縁層に対する露光は
第1の露光マスクを用いることで行い、偶数層に対する
露光は第2の露光マスクを用いることで行い、奇数層と
偶数層とは異なった露光マスクを用いることで、それぞ
れの露光マスクの「キス」によって生じるピンボールの
位置が合致すろことを避けることができる。
That is, exposure of the odd-numbered insulating layers constituting the insulating film is performed by using the first exposure mask, and exposure of the even-numbered layers is performed by using the second exposure mask, and the odd-numbered layers and even-numbered layers are By using different exposure masks, it is possible to avoid misalignment of pinball positions caused by "kissing" of each exposure mask.

したがって、前述のように、ピンホールが連通ずること
で導電層2が露出されることがなくなり、絶縁膜4Qこ
よって確実に導電層2を覆うようにすることが行え、品
質の向上が図れる。
Therefore, as described above, the conductive layer 2 is not exposed due to the pinholes communicating with each other, and the conductive layer 2 can be reliably covered by the insulating film 4Q, thereby improving quality.

〔実施例] 以下本発明を第2図を参考に詳細Qこ説明ずろ。〔Example] The present invention will be explained in detail below with reference to FIG.

第2図は本発明による一実施例の説明図で、(al)〜
(a6)は製造工程図、(b)は側面断面図である。全
図を1ff)して、同一・符す−は同一・対象物を示す
FIG. 2 is an explanatory diagram of an embodiment according to the present invention.
(a6) is a manufacturing process diagram, and (b) is a side sectional view. All figures are 1ff), and the same/signs indicate the same/objects.

第2図の(al)に示すように、先つ、感光ポリイミド
の塗布によっ−C導電層2が配設された基板1の表面1
八に)VみTの塗膜10を形成し、(a2)に示すよう
に塗膜10を第1の露光マスク5−1によって露光し、
現像を行い、(a3)に示す絶縁層3−1の積層を行・
う。
As shown in FIG. 2(al), the surface 1 of the substrate 1 is coated with a -C conductive layer 2 by coating photosensitive polyimide.
8) Form a coating film 10 of V and T, and expose the coating film 10 with a first exposure mask 5-1 as shown in (a2),
After development, the insulating layer 3-1 shown in (a3) is laminated.
cormorant.

次に、絶縁層3−1 の−に層に、(a4)に示ずよつ
に感光ポリ・イミ[・の塗布によ−ってP)゛力1゛の
塗膜11を形成し、今度は、(a5)に示すように第2
の露光マスク5−2を用いることで塗膜11の露光を行
い、露光後、現像によって(a6)に示すように、絶縁
層31の−L層に絶縁層3−2を積層することで絶縁)
模4の形成を行・うよ・うにしたものである。
Next, on the - layer of the insulating layer 3-1, a coating film 11 with a strength of 1 is formed by applying a photosensitive polyimide as shown in (a4), This time, as shown in (a5), the second
The coating film 11 is exposed to light using the exposure mask 5-2, and after the exposure, the insulation layer 3-2 is laminated on the -L layer of the insulation layer 31 by development as shown in (a6). )
This is how the pattern 4 is formed.

そこで、(b)に示すように、第1の露光マスク5−1
 に「キズ」がある場合は、Aに示すビンポルが絶縁層
3−1に生じることになり、また、第2の露光マスク5
−2に[−1ユズ−1がある場合は、八に示すビンボー
ルが絶縁層3−2に生じることになる。
Therefore, as shown in (b), the first exposure mask 5-1
If there is a "scratch" on the insulating layer 3-1, the scratches shown in A will occur on the insulating layer 3-1, and the second exposure mask 5
If there is [-1 yuzu-1 in -2, the bottle ball shown in 8 will occur in the insulating layer 3-2.

この場合、第1の露光マスク5−] と、第2の露光マ
スク5−2との[キズ1ば必ず位置が合致することがな
い。
In this case, the positions of the first exposure mask 5- and the second exposure mask 5-2 will not necessarily match if there is any scratch.

したがって、ピンホールの発生する個所には、ずれが生
じ、前述のよ・うな絶縁層31に生じたピンホールと、
絶縁層3−2に生じたピンボールとは連通ずることがな
く、導電層2が露出されるごとがなくなる。
Therefore, there is a shift in the location where the pinhole occurs, and the pinhole generated in the insulating layer 31 as described above and
There is no communication with the pinballs generated in the insulating layer 3-2, and the conductive layer 2 is never exposed.

尚、このような絶縁層32の上層に、更に絶縁層を積層
することで3層、または4層などの多数の絶縁層によっ
て絶縁l模4を形成する場合でも、奇数層の露光を第1
の露光マスク51によって行い、偶数層の露光を第2の
露光マスク5−2によって行うよう奇数層と偶数層とは
異なる露光マスクを用いることによゲこ同様の効果を得
ることができる。
Note that even in the case where the insulation layer 4 is formed by a large number of insulation layers such as three or four layers by laminating another insulation layer on top of the insulation layer 32, the exposure of the odd-numbered layers is performed first.
A similar effect can be obtained by using different exposure masks for the odd and even layers, such that the exposure of the even layers is performed using the second exposure mask 5-2.

〔発明の効果〕〔Effect of the invention〕

以−に説明したよ・うに、本発明によれば、絶縁膜を構
成する絶縁層の露光が奇数層の細糸イ層と偶数層の絶縁
層と”Cば異なる露光マスクを用いることで行い、露光
マスクの「キスJによって生じるピンホールの位置が各
絶縁層で合致することがないよ・うにすることで、ピン
ボールが導電層に悪影響を及ぼすごとのないようにする
ことができろ。
As explained above, according to the present invention, the exposure of the insulating layer constituting the insulating film is performed by using different exposure masks for the odd-numbered fine thread A layer and the even-numbered insulating layer. By making sure that the positions of the pinholes created by the kiss J in the exposure mask do not coincide in each insulating layer, it is possible to prevent pinballs from having a negative effect on the conductive layer.

したが−って、従来のようなピンボールの位置が各絶縁
層に於いて連通し、導電層に対し悪影響を及ぼずことが
なくなり、品質の向−■二が図れ、実用的効果は犬であ
る。
Therefore, the position of the pinball as in the past is communicated with each insulating layer, and there is no negative effect on the conductive layer, improving the quality and improving the practical effect. It is.

【図面の簡単な説明】[Brief explanation of drawings]

第1図の(a) (b)は本発明の原理説明図。 第2図は本発明による一実施例の説明図で、(81)〜
(a6)は製造工程図、(b)は側面断面図第3図の(
a)〜<f)は従来の製造工程図を示す。 図において、 ■は基板、        2は導電層3−1..3−
2は絶縁層、   4は絶縁膜5−」 ば第1の露光マ
スク、5−2は第2の露光マスクを示す。 11娑朕 (a) (C) 従来の製童工「囲 第 3肥
FIGS. 1(a) and 1(b) are diagrams explaining the principle of the present invention. FIG. 2 is an explanatory diagram of an embodiment according to the present invention, (81) to
(a6) is a manufacturing process diagram, (b) is a side sectional view (
a) to <f) show conventional manufacturing process diagrams. In the figure, 2 is a substrate, 2 is a conductive layer 3-1. .. 3-
2 is an insulating layer; 4 is an insulating film; 5-2 is a first exposure mask; and 5-2 is a second exposure mask. 11 娑朕(a)(C) Conventional child manufacturer

Claims (1)

【特許請求の範囲】 感光ポリイミドの塗布,露光,現像を繰り返し行うこと
で複数の絶縁層(3−1,3−2)の積層により基板(
1)に形成された導電層(2)を覆うよう所定の膜厚(
t)の絶縁膜(4)を形成する絶縁膜形成方法であって
、 前記露光に際しては、複数の第1と第2の露光マスク(
5−1,5−2)を用い、前記絶縁膜(4)に於ける奇
数層となる絶縁層(3−1)に対する露光を第1の露光
マスク(5−1)によって行い、偶数層となる絶縁層(
3−2)に対する露光を第2の露光マスク(5−2)に
よって行うことを特徴とする絶縁膜形成方法。
[Claims] By repeating coating, exposing and developing photosensitive polyimide, the substrate (
A predetermined film thickness (
t) insulating film forming method for forming the insulating film (4), wherein during the exposure, a plurality of first and second exposure masks (
5-1, 5-2), the insulating layer (3-1) which is the odd layer in the insulating film (4) is exposed to light using the first exposure mask (5-1), and the even layer and An insulating layer (
3-2) is exposed using a second exposure mask (5-2).
JP16201890A 1990-06-20 1990-06-20 Forming method for insulating film Pending JPH0453293A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16201890A JPH0453293A (en) 1990-06-20 1990-06-20 Forming method for insulating film

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16201890A JPH0453293A (en) 1990-06-20 1990-06-20 Forming method for insulating film

Publications (1)

Publication Number Publication Date
JPH0453293A true JPH0453293A (en) 1992-02-20

Family

ID=15746495

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16201890A Pending JPH0453293A (en) 1990-06-20 1990-06-20 Forming method for insulating film

Country Status (1)

Country Link
JP (1) JPH0453293A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010232360A (en) * 2009-03-26 2010-10-14 Fujitsu Ltd Forming/manufacturing of insulating film, printed wiring board, and manufacturing method for printed wiring board

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010232360A (en) * 2009-03-26 2010-10-14 Fujitsu Ltd Forming/manufacturing of insulating film, printed wiring board, and manufacturing method for printed wiring board

Similar Documents

Publication Publication Date Title
JP3083845B2 (en) Semiconductor device
JPH0453293A (en) Forming method for insulating film
JPH07263837A (en) Manufacture of double-sided wiring board
JPH05323574A (en) Exposure mask and multi-layer substrate manufactured by using the same
JP2792342B2 (en) Exposure method for thick film wiring pattern
JPH04352387A (en) Multilayer circuit board and manufacture thereof
JPH114074A (en) Manufacture of multilayered wiring board
JP2644847B2 (en) Multilayer wiring board and method of manufacturing the same
JPH0442992A (en) Forming method for conductor pattern multilayer structure
JPS63107086A (en) Manufacture of double-sided printed wiring board
JPS62259287A (en) Magnetic bubble memory element
JPH1117310A (en) Manufacture of printed board
JPS59222815A (en) Production of electrode substrate
JPS59182528A (en) Formation of opening part pattern
JPS63133692A (en) Manufacture of printed circuit board
JPS6334937A (en) Manufacture of film carrier
JPH06310838A (en) Manufacture of printed-wiring board
JPH04206686A (en) Manufacture of multilayer printed wiring board with small diameter via hole
JPS62165651A (en) Formation of resist pattern
JPS63285716A (en) Manufacture of thin-film magnetic head
JPH01149435A (en) Manufacture of semiconductor device
JPH04238094A (en) Metal mask for printing and its manufacture
JPH03263834A (en) Manufacture of semiconductor device
JPH05175658A (en) Manufacture of thin film multilayer wiring board
JPS5955038A (en) Formation of multilayer wiring