JPH0444692U - - Google Patents
Info
- Publication number
- JPH0444692U JPH0444692U JP8639090U JP8639090U JPH0444692U JP H0444692 U JPH0444692 U JP H0444692U JP 8639090 U JP8639090 U JP 8639090U JP 8639090 U JP8639090 U JP 8639090U JP H0444692 U JPH0444692 U JP H0444692U
- Authority
- JP
- Japan
- Prior art keywords
- analog switch
- signal
- controlled oscillator
- reference clock
- voltage controlled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010355 oscillation Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Transforming Electric Information Into Light Information (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Liquid Crystal Display Device Control (AREA)
- Synchronizing For Television (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990086390U JP2536973Y2 (ja) | 1990-08-20 | 1990-08-20 | Ｐｌｌ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990086390U JP2536973Y2 (ja) | 1990-08-20 | 1990-08-20 | Ｐｌｌ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0444692U true JPH0444692U (enExample) | 1992-04-15 |
| JP2536973Y2 JP2536973Y2 (ja) | 1997-05-28 |
Family
ID=31818034
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1990086390U Expired - Lifetime JP2536973Y2 (ja) | 1990-08-20 | 1990-08-20 | Ｐｌｌ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2536973Y2 (enExample) |
-
1990
- 1990-08-20 JP JP1990086390U patent/JP2536973Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JP2536973Y2 (ja) | 1997-05-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0444692U (enExample) | ||
| JPH0466876U (enExample) | ||
| TW332950B (en) | PLL circuit and noise reduction | |
| JPS6333280U (enExample) | ||
| JPH0412763U (enExample) | ||
| JPH0253676U (enExample) | ||
| JP2600714Y2 (ja) | Ｒｆモジュレータのキャリア信号およびテスト信号発生回路 | |
| JPS6327477Y2 (enExample) | ||
| JPH0446492U (enExample) | ||
| JPH0478828U (enExample) | ||
| JPH0434028U (enExample) | ||
| JPS5843043U (ja) | 周波数シンセサイザ− | |
| JPS6438022U (enExample) | ||
| JPH03117946U (enExample) | ||
| JPS6312977U (enExample) | ||
| JPH01103975U (enExample) | ||
| JPS6429174A (en) | Clock generation circuit | |
| JPH0375683U (enExample) | ||
| JPS6150346U (enExample) | ||
| JPH0386635U (enExample) | ||
| JPS6185934U (enExample) | ||
| JPS6438028U (enExample) | ||
| JPS62155528U (enExample) | ||
| JPS63158059U (enExample) | ||
| JPS63192783U (enExample) |