JPH0437587B2 - - Google Patents

Info

Publication number
JPH0437587B2
JPH0437587B2 JP57223807A JP22380782A JPH0437587B2 JP H0437587 B2 JPH0437587 B2 JP H0437587B2 JP 57223807 A JP57223807 A JP 57223807A JP 22380782 A JP22380782 A JP 22380782A JP H0437587 B2 JPH0437587 B2 JP H0437587B2
Authority
JP
Japan
Prior art keywords
carrier
semiconductor device
base
aging
present
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57223807A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59114844A (ja
Inventor
Masaharu Umezawa
Taketo Mori
Kazuo Yamazaki
Masamitsu Minami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
DIC Corp
Hitachi Ltd
Original Assignee
Hitachi Ltd
Dainippon Ink and Chemicals Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Dainippon Ink and Chemicals Co Ltd filed Critical Hitachi Ltd
Priority to JP57223807A priority Critical patent/JPS59114844A/ja
Publication of JPS59114844A publication Critical patent/JPS59114844A/ja
Publication of JPH0437587B2 publication Critical patent/JPH0437587B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/04Housings; Supporting members; Arrangements of terminals
    • G01R1/0408Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
    • G01R1/0433Sockets for IC's or transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Packaging Frangible Articles (AREA)
JP57223807A 1982-12-22 1982-12-22 半導体装置用キャリア Granted JPS59114844A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57223807A JPS59114844A (ja) 1982-12-22 1982-12-22 半導体装置用キャリア

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57223807A JPS59114844A (ja) 1982-12-22 1982-12-22 半導体装置用キャリア

Publications (2)

Publication Number Publication Date
JPS59114844A JPS59114844A (ja) 1984-07-03
JPH0437587B2 true JPH0437587B2 (enExample) 1992-06-19

Family

ID=16804024

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57223807A Granted JPS59114844A (ja) 1982-12-22 1982-12-22 半導体装置用キャリア

Country Status (1)

Country Link
JP (1) JPS59114844A (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0749799Y2 (ja) * 1988-04-20 1995-11-13 第一精工株式会社 Icキャリア装置
US4958214A (en) * 1988-04-22 1990-09-18 Control Data Corporation Protective carrier for semiconductor packages
JP2562812Y2 (ja) * 1991-09-30 1998-02-16 ローム株式会社 ハイブリッド集積回路装置

Also Published As

Publication number Publication date
JPS59114844A (ja) 1984-07-03

Similar Documents

Publication Publication Date Title
US6522018B1 (en) Ball grid array chip packages having improved testing and stacking characteristics
US5180974A (en) Semiconductor testing and shipping system
US20010040006A1 (en) Method for direct attachment of a chip to a cooling member
JPS63117443A (ja) 回路モジュ−ル用のホルダ
WO1997015836A1 (en) Temporary connection of semiconductor die using optical alignment techniques
US20010032800A1 (en) Method of manufacturing semiconductor device and tray used in the method
US4992987A (en) Battery package for integrated circuits
US6344737B1 (en) Picker nest for holding an IC package with minimized stress on an IC component during testing
US4305088A (en) Semiconductor device including means for alleviating stress caused by different coefficients of thermal expansion of the device components
US6004833A (en) Method for constructing a leadless array package
JPH0437587B2 (enExample)
US6191955B1 (en) Encapsulation and enclosure of electronic modules
US20070096297A1 (en) RF power transistor package
US5036381A (en) Multiple electronic devices within a single carrier structure
EP0381054A2 (en) Semiconductor device package
US5221812A (en) System for protecting leads to a semiconductor chip package during testing, burn-in and handling
JPS58143541A (ja) 半導体装置
JPH0126111Y2 (enExample)
US4816896A (en) Compliant standoff for semiconductor packages
US4991002A (en) Modular power device assembly
JP3833862B2 (ja) トレー
JPH06302660A (ja) 半導体装置の製造方法
JPS62219942A (ja) ウエハ−状態における半導体集積回路
JPS59103363A (ja) 樹脂封止型半導体装置
JPS5648161A (en) Lead frame for semiconductor device