JPH0437519B2 - - Google Patents

Info

Publication number
JPH0437519B2
JPH0437519B2 JP59202546A JP20254684A JPH0437519B2 JP H0437519 B2 JPH0437519 B2 JP H0437519B2 JP 59202546 A JP59202546 A JP 59202546A JP 20254684 A JP20254684 A JP 20254684A JP H0437519 B2 JPH0437519 B2 JP H0437519B2
Authority
JP
Japan
Prior art keywords
word line
potential
mos transistor
circuit
enhancement type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59202546A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6180588A (ja
Inventor
Setsushi Kamuro
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP59202546A priority Critical patent/JPS6180588A/ja
Publication of JPS6180588A publication Critical patent/JPS6180588A/ja
Publication of JPH0437519B2 publication Critical patent/JPH0437519B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Static Random-Access Memory (AREA)
JP59202546A 1984-09-26 1984-09-26 デコ−ダ回路 Granted JPS6180588A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59202546A JPS6180588A (ja) 1984-09-26 1984-09-26 デコ−ダ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59202546A JPS6180588A (ja) 1984-09-26 1984-09-26 デコ−ダ回路

Publications (2)

Publication Number Publication Date
JPS6180588A JPS6180588A (ja) 1986-04-24
JPH0437519B2 true JPH0437519B2 (enExample) 1992-06-19

Family

ID=16459290

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59202546A Granted JPS6180588A (ja) 1984-09-26 1984-09-26 デコ−ダ回路

Country Status (1)

Country Link
JP (1) JPS6180588A (enExample)

Also Published As

Publication number Publication date
JPS6180588A (ja) 1986-04-24

Similar Documents

Publication Publication Date Title
US4161040A (en) Data-in amplifier for an MISFET memory device having a clamped output except during the write operation
KR970003809B1 (ko) 소거특성을 개량한 플래쉬메모리 및 그것에 대한 회로
US4783764A (en) Semiconductor integrated circuit device with built-in memories, and peripheral circuit which may be statically or dynamically operated
US4651304A (en) EPROM memory device having a test circuit
US4760561A (en) MOS static type RAM having a variable load
JPH0143400B2 (enExample)
US4817055A (en) Semiconductor memory circuit including bias voltage generator
EP0317939B1 (en) Input circuit incorporated in a semiconductor device
JPH07234265A (ja) テスト電位転送回路およびこれを用いた半導体記憶装置
JPS63271798A (ja) 消去可能なプログラマブル論理装置
JPH0766675B2 (ja) プログラマブルｒｏｍ
KR0136894B1 (ko) 반도체 메모리 장치의 버퍼 회로
JPS6027118B2 (ja) 半導体メモリ装置
JPH0516119B2 (enExample)
JPS61284896A (ja) 不揮発性プログラマブル・スタチツク・メモリ・セル
JPH0437519B2 (enExample)
JPS5819791A (ja) 半導体記憶装置
JPH05120881A (ja) 半導体記憶装置
JPS6321998B2 (enExample)
JPH0136200B2 (enExample)
JPH03102698A (ja) 半導体記憶装置
JPH0440800B2 (enExample)
JPH0412560B2 (enExample)
JPS589513B2 (ja) 半導体メモリ選択回路
JPH07192473A (ja) 半導体記憶装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees