JPH04373021A - Rom patch device - Google Patents

Rom patch device

Info

Publication number
JPH04373021A
JPH04373021A JP15077991A JP15077991A JPH04373021A JP H04373021 A JPH04373021 A JP H04373021A JP 15077991 A JP15077991 A JP 15077991A JP 15077991 A JP15077991 A JP 15077991A JP H04373021 A JPH04373021 A JP H04373021A
Authority
JP
Japan
Prior art keywords
rom
patch
data
address
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15077991A
Other languages
Japanese (ja)
Inventor
Ryoichi Hasegawa
長谷川 亮一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Solution Innovators Ltd
Original Assignee
NEC Solution Innovators Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Solution Innovators Ltd filed Critical NEC Solution Innovators Ltd
Priority to JP15077991A priority Critical patent/JPH04373021A/en
Publication of JPH04373021A publication Critical patent/JPH04373021A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To save cost and man-hour for changing a ROM by switching a data bus from the ROM to a patch data storage device while responding to a switching information signal, and transferring these data to a ROM access source. CONSTITUTION:An address to access to a ROM 4 is received by a patch address coincidence detector 3 equipped with a circuit to output a switching information signal 10 for detecting and informing whether an access request is outputted or not. When it is judged that the request address to the ROM access requested from a ROM access source 1 is equal to the TOM patch address, the patch address coincidence detector 3 supplies the switching information signal 10 to a bus switching device 2. This device 2 normally connects a data bus 7 from the ROM 4 to a data bus 6 to the ROM access source 1 and when the switching information signal 10 is received, however, a data bus 8 from a patch data storage device 5 is connected to the data bus 6 so that data changing the contents of the ROM can be supplied to the ROM access source 1.

Description

【発明の詳細な説明】[Detailed description of the invention]

【0001】0001

【産業上の利用分野】本発明はROMアクセスに用いる
ROMパッチ装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a ROM patch device used for ROM access.

【0002】0002

【従来の技術】従来、ROMの内容に変更が生じた場合
のROMパッチ方法としては、ROMを作成し直すか、
一度ROMの内容をRAMにロードしRAMにロードさ
れたROM内容に対してパッチする方法が用いられてい
た。
[Prior Art] Conventionally, when a change occurs in the contents of a ROM, the ROM patching method is to either recreate the ROM, or
A method has been used in which the contents of the ROM are once loaded into the RAM and the ROM contents loaded into the RAM are patched.

【0003】0003

【発明が解決しようとする課題】上述した従来のROM
パッチ方法は、作成し直したROMと交換するか、また
はROM内容を一度RAM上に展開し、展開されたデー
タに対してパッチを投入するので、前者ではROM交換
の費用と工数がかかり、後者ではROM内容をRAMに
展開する処理が必要になるという欠点がある。
[Problem to be solved by the invention] The above-mentioned conventional ROM
The patching method involves replacing the ROM with a re-created ROM, or expanding the ROM contents onto the RAM and applying the patch to the expanded data. However, this method has the disadvantage that it requires processing to expand the ROM contents into RAM.

【0004】0004

【課題を解決するための手段】本発明のROMパッチ装
置は、ROMパッチアドレスを格納し格納されたアドレ
スに対してアクセス要求が出たかどうかを検出して検出
したときは切替通知信号を出力するパッチアドレス一致
検出装置と、ROMのパッチデータ(ROM内容を変更
したデータ)を格納するパッチデータ格納装置と、パッ
チアドレス一致検出装置からパッチアドレスに対してア
クセス要求が出たことを通知する切替通知信号を入力す
るとデータバスをROMからパッチデータ格納装置に切
り替えてパッチデータ格納装置にあるROM内容を変更
したデータをROMアクセス元に転送するバス切替装置
とを有している。
[Means for Solving the Problems] A ROM patch device of the present invention stores a ROM patch address, detects whether or not an access request has been made to the stored address, and outputs a switching notification signal when detected. A patch address match detection device, a patch data storage device that stores ROM patch data (data with changed ROM contents), and a switching notification that notifies that the patch address match detection device has issued an access request to a patch address. It has a bus switching device that switches the data bus from the ROM to the patch data storage device when a signal is input, and transfers data with changed ROM contents in the patch data storage device to the ROM access source.

【0005】[0005]

【実施例】次に本発明をその実施例について図面を用い
て説明する。
Embodiments Next, embodiments of the present invention will be explained with reference to the drawings.

【0006】図1を参照すると、本発明の一実施例にお
いては、ROMアクセス元1(たとえばCPU)とRO
M4とがアドレスバス9およびデータバス7,6で接続
されたROMデータ読み出しシステムに対して、アドレ
スバス9にパッチアドレス一致検出装置3とパッチデー
タ格納装置5とを接続するとともに、データバス7と6
との間にバス切替装置2を設けている。
Referring to FIG. 1, in one embodiment of the present invention, a ROM access source 1 (for example, a CPU) and a RO
For a ROM data reading system in which M4 is connected to the address bus 9 and data buses 7 and 6, the patch address match detection device 3 and the patch data storage device 5 are connected to the address bus 9, and the data bus 7 and 6
A bus switching device 2 is provided between the two.

【0007】図2の流れ図をも参照して図1に示す実施
例の動作を説明すると、ROMアクセス元1からアドレ
スバス9を介して要求のあったROM4へのアクセスに
対するアドレスを、ROMパッチアドレスを格納しさら
に格納されたアドレスに対してアクセス要求が出された
か否かを検出し検出した場合検出したことを通知する切
替通知信号10を出す回路を含むパッチアドレス一致検
出装置3が受信し、自からが保持しているROMパッチ
アドレスと比較する(動作ステップF1)。この比較の
結果ROMアクセス元1から要求のあったROMアクセ
スに対する要求アドレスとROMパッチアドレスとが等
しいと判定した場合、パッチアドレス一致検出装置3は
切替通知信号10を出力してバス切替装置2に供給する
。バス切替装置2は通常はROM4からのデータバス7
をROMアクセス元1へのデータバス6に接続している
が、切替通知信号10を受けると、ROMのパッチデー
タを格納するパッチデータ格納装置5からのデータバス
8をデータバス6に接続し、ROM内容を変更したデー
タをROMアクセス元1に供給する。
The operation of the embodiment shown in FIG. 1 will be explained with reference to the flowchart shown in FIG. is received by patch address matching detection device 3, which includes a circuit that stores switching notification signal 10, detects whether an access request has been issued to the stored address, and, if detected, issues a switching notification signal 10 that notifies the detection. It compares with the ROM patch address held by itself (operation step F1). As a result of this comparison, if it is determined that the request address for the ROM access requested by the ROM access source 1 is equal to the ROM patch address, the patch address matching detection device 3 outputs a switching notification signal 10 to the bus switching device 2. supply The bus switching device 2 normally connects the data bus 7 from the ROM 4.
is connected to the data bus 6 to the ROM access source 1, but when receiving the switching notification signal 10, the data bus 8 from the patch data storage device 5 that stores patch data of the ROM is connected to the data bus 6, The data with changed ROM contents is supplied to the ROM access source 1.

【0008】すなわちバス切替装置2は、切替通知信号
10を検出するとROMアクセス元1から要求のあった
アドレスに対しパッチデータ格納装置5内のデータをR
OMアクセス元1へ転送するためにデータバス6へ接続
されるべきバスをバス7からバス8へ切り替え、これに
よりROMアクセス元1へ要求アドレスに対するデータ
を転送する(動作ステップF2)。ROMアクセス元1
から要求のあったROMアクセスに対するアドレスとR
OMパッチアドレスが等しくない場合、パッチアドレス
一致検出装置3は切替通知信号10を出力しないので、
バス切替装置2はバス切り替えを行わずROMアクセス
元1にROM4内のデータ7を転送する(動作ステップ
F3)。
That is, when the bus switching device 2 detects the switching notification signal 10, the bus switching device 2 R transfers the data in the patch data storage device 5 to the address requested by the ROM access source 1.
In order to transfer data to OM access source 1, the bus to be connected to data bus 6 is switched from bus 7 to bus 8, thereby transferring data corresponding to the requested address to ROM access source 1 (operation step F2). ROM access source 1
Address and R for ROM access requested by
If the OM patch addresses are not equal, the patch address matching detection device 3 does not output the switching notification signal 10.
The bus switching device 2 transfers the data 7 in the ROM 4 to the ROM access source 1 without performing bus switching (operation step F3).

【0009】[0009]

【発明の効果】以上説明したように本発明は、ROMを
直接アクセスしながら変更のあったROM内容のデータ
をアクセスする場合は変更データをパッチデータ格納装
置からROMアクセス元へ転送するので、ROM変更の
費用と工数を節減することができ、ROM内容をRAM
に展開する処理が不要になるという効果がある。
Effects of the Invention As explained above, the present invention transfers the changed data from the patch data storage device to the ROM access source when accessing changed data in the ROM while directly accessing the ROM. It is possible to save the cost and man-hours of
This has the effect of eliminating the need for expansion processing.

【図面の簡単な説明】[Brief explanation of the drawing]

【図1】本発明の一実施例のブロック図。FIG. 1 is a block diagram of one embodiment of the present invention.

【図2】図1に示す実施例の動作を説明するための流れ
図。
FIG. 2 is a flowchart for explaining the operation of the embodiment shown in FIG. 1;

【符号の説明】[Explanation of symbols]

1    ROMアクセス元 2    バス切替装置 3    バッチアドレス一致検出装置4    RO
M 5    パッチデータ格納装置 6,7,8    データバス 9    アドレスバス 10    切替通知信号
1 ROM access source 2 Bus switching device 3 Batch address matching detection device 4 RO
M 5 Patch data storage device 6, 7, 8 Data bus 9 Address bus 10 Switching notification signal

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】  ROMパッチアドレスを格納し格納さ
れたアドレスに対してアクセス要求が出たかどうかを検
出して検出したときは切替通知信号を出力するパッチア
ドレス一致検出装置と、ROMのパッチデータを格納す
るパッチデータ格納装置と、前記パッチアドレス一致検
出装置が出力する前記切替通知信号に応答してデータバ
スをROMから前記パッチデータ格納装置に切り替え前
記パッチデータ格納装置の格納するデータをROMアク
セス元に転送するバス切替装置とを含むことを特徴とす
るROMパッチ装置。
Claim 1: A patch address matching detection device that stores a ROM patch address, detects whether an access request has been made to the stored address, and outputs a switching notification signal when detected; The data bus is switched from the ROM to the patch data storage device in response to the switching notification signal output by the patch data storage device to be stored and the patch address match detection device, and the data stored in the patch data storage device is accessed from the ROM. A ROM patch device comprising: a bus switching device for transferring data to a ROM patch device.
JP15077991A 1991-06-24 1991-06-24 Rom patch device Pending JPH04373021A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15077991A JPH04373021A (en) 1991-06-24 1991-06-24 Rom patch device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15077991A JPH04373021A (en) 1991-06-24 1991-06-24 Rom patch device

Publications (1)

Publication Number Publication Date
JPH04373021A true JPH04373021A (en) 1992-12-25

Family

ID=15504251

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15077991A Pending JPH04373021A (en) 1991-06-24 1991-06-24 Rom patch device

Country Status (1)

Country Link
JP (1) JPH04373021A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6665237B2 (en) 2001-05-18 2003-12-16 Hitachi, Ltd. Control apparatus and optical disc apparatus using it

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6665237B2 (en) 2001-05-18 2003-12-16 Hitachi, Ltd. Control apparatus and optical disc apparatus using it
US7111133B2 (en) 2001-05-18 2006-09-19 Hitachi, Ltd. Control apparatus for selectively operating with program data from two memories and having a system controller supplying program data and address for writing the data to the second memory

Similar Documents

Publication Publication Date Title
KR970071285A (en) Method and apparatus for maintaining cache continuity in RAID controller with redundant cache
GB2195192A (en) System recovery method for computer system
JPH04373021A (en) Rom patch device
US20010052059A1 (en) File access processor
US5668796A (en) Duplexing and switching system and method in a multiplexed system
JPH0589027A (en) Write buffer provided with monitoring function
JP3299147B2 (en) Cache control circuit
JP2001092696A (en) Data storage device
JPH09185460A (en) Control system for external storage device
JPH09319698A (en) Direct memory access transfer system
JP2001216207A (en) Dma diagnostic device, and dma diagnostic method used for the same
JPH0418639A (en) Program activating system
JP2000132432A (en) Memory dump system for parallel nodes
JPH01292451A (en) Information processor
JPS6279544A (en) Memory response system
JPH0322651A (en) Interface connection discrimination control system
JP2000172635A (en) Device and method for serial transmission
JPH0272449A (en) Automatic invalidation control circuit for cache memory
JPS6152495B2 (en)
JPH0898272A (en) Interruption processing method for remote supervisory and controlling system
JPH06348604A (en) Memory copy system
JPH05225011A (en) Changed data transfer method
JPH07154877A (en) Interruption processing method for remote supervisory and controlling system
JPH09204369A (en) Memory checking method for storage device
JPH0212351A (en) Virtual memory system