JPH0434676U - - Google Patents
Info
- Publication number
- JPH0434676U JPH0434676U JP7707890U JP7707890U JPH0434676U JP H0434676 U JPH0434676 U JP H0434676U JP 7707890 U JP7707890 U JP 7707890U JP 7707890 U JP7707890 U JP 7707890U JP H0434676 U JPH0434676 U JP H0434676U
- Authority
- JP
- Japan
- Prior art keywords
- cml
- ttl
- level converter
- signal
- package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 1
Landscapes
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7707890U JPH0434676U (enExample) | 1990-07-20 | 1990-07-20 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7707890U JPH0434676U (enExample) | 1990-07-20 | 1990-07-20 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0434676U true JPH0434676U (enExample) | 1992-03-23 |
Family
ID=31619128
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7707890U Pending JPH0434676U (enExample) | 1990-07-20 | 1990-07-20 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0434676U (enExample) |
-
1990
- 1990-07-20 JP JP7707890U patent/JPH0434676U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR960003991B1 (en) | Testing circuit comprising integrated circuits provided on a carrier | |
| GB2010497B (en) | In-situ test and diagnostic circuitry and method for cml chips | |
| JPH0593762A (ja) | Ｔａｐコントローラ | |
| KR890015516A (ko) | 아날로그/디지탈 변환기 | |
| JPH0434676U (enExample) | ||
| JPS6154470A (ja) | テスト容易化回路 | |
| JPH0372381U (enExample) | ||
| JPS6437799A (en) | Dynamic shift register circuit | |
| JPS6410677U (enExample) | ||
| JPH0381574U (enExample) | ||
| Friedner | Factor uncertainty into ATE timing | |
| ATE111609T1 (de) | Anordnung zum test digitaler schaltungen mit konfigurierbaren, in den test einbezogenen takterzeugungsschaltungen. | |
| JPH0295876U (enExample) | ||
| JPH04103143A (ja) | 半導体集積回路 | |
| JPS6342486A (ja) | 試験装置 | |
| JPS63114031U (enExample) | ||
| JPH01142257U (enExample) | ||
| JPH0416700U (enExample) | ||
| JPS62197080U (enExample) | ||
| JPH02133681U (enExample) | ||
| JPH0214071U (enExample) | ||
| JPH0239181U (enExample) | ||
| JPS6416740U (enExample) | ||
| JPH06148288A (ja) | 半導体集積回路 | |
| JPS62187874U (enExample) |