JPH0430775B2 - - Google Patents
Info
- Publication number
- JPH0430775B2 JPH0430775B2 JP58194800A JP19480083A JPH0430775B2 JP H0430775 B2 JPH0430775 B2 JP H0430775B2 JP 58194800 A JP58194800 A JP 58194800A JP 19480083 A JP19480083 A JP 19480083A JP H0430775 B2 JPH0430775 B2 JP H0430775B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- data
- memory
- output
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 31
- 238000000034 method Methods 0.000 claims description 17
- 238000010586 diagram Methods 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000004886 process control Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/045—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using logic state machines, consisting only of a memory or a programmable logic device containing the logic for the controlled machine and in which the state of its outputs is dependent on the state of its inputs or part of its own output states, e.g. binary decision controllers, finite state controllers
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Programmable Controllers (AREA)
- Communication Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58194800A JPS6086607A (ja) | 1983-10-18 | 1983-10-18 | デ−タ・プロセスの順序制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58194800A JPS6086607A (ja) | 1983-10-18 | 1983-10-18 | デ−タ・プロセスの順序制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6086607A JPS6086607A (ja) | 1985-05-16 |
| JPH0430775B2 true JPH0430775B2 (US08063081-20111122-C00044.png) | 1992-05-22 |
Family
ID=16330465
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58194800A Granted JPS6086607A (ja) | 1983-10-18 | 1983-10-18 | デ−タ・プロセスの順序制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6086607A (US08063081-20111122-C00044.png) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6439897A (en) * | 1987-08-06 | 1989-02-10 | Canon Kk | Communication control unit |
-
1983
- 1983-10-18 JP JP58194800A patent/JPS6086607A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6086607A (ja) | 1985-05-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6658582B1 (en) | Serial interface circuits having improved data transmitting and receiving capability | |
| US4390969A (en) | Asynchronous data transmission system with state variable memory and handshaking protocol circuits | |
| US4366478A (en) | Signal transmitting and receiving apparatus | |
| US4213176A (en) | System and method for increasing the output data throughput of a computer | |
| US4048673A (en) | Cpu - i/o bus interface for a data processing system | |
| US5625842A (en) | System for the automatic transfer of message status in digital data communication | |
| US4047246A (en) | I/O bus transceiver for a data processing system | |
| US5717948A (en) | Interface circuit associated with a processor to exchange digital data in series with a peripheral device | |
| US5862367A (en) | Apparatus and method for serial-to-parallel data conversion and transmission | |
| US4047201A (en) | I/O Bus transceiver for a data processing system | |
| EP0185093B1 (en) | Data transfer equipment | |
| JPH0430775B2 (US08063081-20111122-C00044.png) | ||
| US4910509A (en) | Bus expander for digital TV receiver | |
| US20030101366A1 (en) | Timer apparatus which can simulatenously control a plurality of timers | |
| JPS61270952A (ja) | デ−タ伝送方式 | |
| JP2893897B2 (ja) | シリアル入出力装置 | |
| JPS6225798Y2 (US08063081-20111122-C00044.png) | ||
| US5175846A (en) | Clock device for serial bus derived from an address bit | |
| KR19980026617A (ko) | 직렬 데이터 통신 시스템 | |
| JPH0234518B2 (US08063081-20111122-C00044.png) | ||
| JPS6336428Y2 (US08063081-20111122-C00044.png) | ||
| SU1051527A1 (ru) | Устройство дл сопр жени | |
| JPS6321938B2 (US08063081-20111122-C00044.png) | ||
| JPH0122300Y2 (US08063081-20111122-C00044.png) | ||
| JPS54145442A (en) | Buffer control system |
