JPH04253207A - Switching type voltage controlled loop - Google Patents
Switching type voltage controlled loopInfo
- Publication number
- JPH04253207A JPH04253207A JP947791A JP947791A JPH04253207A JP H04253207 A JPH04253207 A JP H04253207A JP 947791 A JP947791 A JP 947791A JP 947791 A JP947791 A JP 947791A JP H04253207 A JPH04253207 A JP H04253207A
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- control
- voltages
- controlled
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 2
- 230000010355 oscillation Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000007704 transition Effects 0.000 description 1
Landscapes
- Control Of Voltage And Current In General (AREA)
Abstract
Description
【0001】0001
【産業上の利用分野】本発明は複数の制御電圧が切換え
られて入力され、目的出力を出力する、被電圧制御回路
の電圧制御ループに関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a voltage control loop of a voltage-controlled circuit which inputs a plurality of control voltages in a switched manner and outputs a desired output.
【0002】0002
【従来の技術】従来のこの種の切換型電圧制御ループに
ついて、図2に示すブロック図によって説明する。1(
1a〜1n)は入力される制御電圧によって制御されて
目的出力を出力する被電圧制御回路、2(2a〜2n)
は特定の入力(A〜N,Nは正の整数)と被電圧制御回
路1からの目的出力とを比較し制御電圧を出力する制御
電圧発生器である。従来は、この被電圧制御回路1と制
御電圧発生器2との組が複数組(a〜nのn組,nは正
の整数)用意され、外部からコマンド入力が入力される
スイッチ制御回路4によって制御される,N入力回路の
切換器3によって複数(n個)の目的出力のうちの1つ
がが選択されて最終的な目的出力とされていた。2. Description of the Related Art A conventional switching type voltage control loop of this type will be explained with reference to a block diagram shown in FIG. 1(
1a to 1n) are voltage controlled circuits that are controlled by the input control voltage and output a target output; 2 (2a to 2n);
is a control voltage generator that compares a specific input (A to N, N is a positive integer) with the target output from the voltage controlled circuit 1 and outputs a control voltage. Conventionally, a plurality of sets (n sets of a to n, n is a positive integer) of the voltage controlled circuit 1 and the control voltage generator 2 are prepared, and a switch control circuit 4 receives command input from the outside. One of a plurality of (n) target outputs is selected as the final target output by a switch 3 of an N-input circuit controlled by .
【0003】ここで、被電圧制御回路1は例えば電圧制
御発振器であり、制御電圧発生器2は検波器である、位
相同期発振回路であってもよい。。このときは、制御電
圧発生器2は、被電圧制御回路1の目的出力を基準信号
として入力し、入力A,即ち基準信号とほぼ同一周波数
の信号と位相比較(検波)し、比較出力を制御電圧Aと
して出力する。被電圧制御回路1は、制御電圧Aによっ
て周波数が制御された目的出力を出力する。このとき、
N組の電圧制御ループは、その制御量等によって、当然
その応答時間は異なることになる。Here, the voltage controlled circuit 1 may be, for example, a voltage controlled oscillator, and the controlled voltage generator 2 may be a phase synchronized oscillation circuit, which is a wave detector. . At this time, the control voltage generator 2 inputs the target output of the voltage controlled circuit 1 as a reference signal, compares the phase with the input A, that is, a signal with almost the same frequency as the reference signal (detects), and controls the comparison output. Output as voltage A. The voltage controlled circuit 1 outputs a target output whose frequency is controlled by the control voltage A. At this time,
Naturally, the response times of the N sets of voltage control loops differ depending on the control amount and the like.
【0004】0004
【発明が解決しようとする課題】上述した従来の電圧制
御ループは、応答時間等の異なる電圧制御ループを複数
組必要とする場合には、必要とする数だけの被電圧制御
回路および制御電圧発生回路を用意する必要があり、回
路が膨大な構成かつ高価となる欠点があった。[Problems to be Solved by the Invention] In the conventional voltage control loop described above, when multiple sets of voltage control loops with different response times, etc. are required, it is necessary to install as many voltage controlled circuits and control voltage generators as required. It is necessary to prepare a circuit, which has the disadvantage that the circuit has a huge configuration and is expensive.
【0005】[0005]
【課題を解決するための手段】本発明の切換型電圧制御
ループは、入力される電圧によって制御されて目的出力
を出力する被電圧制御回路と、特定入力と前記目的出力
とを比較し制御電圧を出力する複数の制御電圧発生器と
、前記複数の制御電圧発生器からの制御電圧を入力し前
記複数の制御電圧を選択・切換え且つ予め定められた時
定数を持つ低域通過ろ波器を通して前記被電圧制御回路
の制御用電圧として出力する切換回路とを有する。[Means for Solving the Problems] The switching voltage control loop of the present invention includes a voltage controlled circuit that is controlled by an input voltage and outputs a target output, and a control voltage that compares a specific input with the target output. a plurality of control voltage generators that output the voltage, and a low-pass filter that inputs the control voltages from the plurality of control voltage generators, selects and switches the plurality of control voltages, and has a predetermined time constant. and a switching circuit that outputs a control voltage for the voltage controlled circuit.
【0006】[0006]
【実施例】次に、本発明について図面を参照して説明す
る。DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be explained with reference to the drawings.
【0007】図1は、本発明の一実施例のブロック図で
ある。FIG. 1 is a block diagram of one embodiment of the present invention.
【0008】この電圧制御ループは、入力される電圧に
よって制御されて目的出力を出力する被電圧制御回路1
と、特定の入力(A〜N)と被電圧制御回路1から出力
される目的出力とを比較し制御電圧(A〜N)を出力す
る複数(ここではA〜NまでのN個)の制御電圧発生器
2(2a〜2n)と、制御電圧発生器2からの複数の制
御電圧を入力する切換器3と、切換器3によって選択さ
れた制御電圧を入力しその制御電圧を予め定められた時
定数の電圧として被電圧制御回路1に出力する低域通過
ろ波器5と、外部よりのコマンド入力によりN入力回路
の切換器3を切換制御するスイッチ制御回路4によって
構成されている。This voltage control loop includes a voltage controlled circuit 1 which is controlled by an input voltage and outputs a target output.
and a plurality of (N in this case, A to N) controls that compare specific inputs (A to N) and the target output output from the voltage controlled circuit 1 and output control voltages (A to N). A voltage generator 2 (2a to 2n), a switch 3 that inputs a plurality of control voltages from the control voltage generator 2, and a switch 3 that inputs a control voltage selected by the switch 3 and sets the control voltage to a predetermined voltage. It is comprised of a low-pass filter 5 that outputs a voltage with a time constant to the voltage-controlled circuit 1, and a switch control circuit 4 that controls switching of the switch 3 of the N-input circuit by inputting a command from the outside.
【0009】いま、切換器3がスイッチAを選択してい
るとき、被電圧制御回路1は、入力Aによる制御電圧A
からの電圧によって制御されている。次に、切換器3を
スイッチBに切換ると、被電圧制御回路1に入力される
電圧は、制御電圧Aによって生成される電圧から制御電
圧Bによって生成される電圧に低域通過ろ波器5の時定
数に従って切換わる。以後は、入力Bによる制御電圧B
によって制御されることになる。従って、低域通過ろ波
器5の時定数を、切換器3と低域通過ろ波器5で構成さ
れる切換回路6を除いた、被電圧制御回路1と複数の制
御電圧発生回路2(2a〜2n)との組み合せからなる
複数組(n組)の電圧制御ループの最大時定数より長く
設定しておけば、電圧制御ループの切換時における被電
圧制御回路1に入力される電圧のギャップをなくし、目
的出力へのスムーズな移行をはかることができる。他の
電圧制御ループの動作についても同様である。Now, when the switch 3 selects the switch A, the voltage controlled circuit 1 receives the control voltage A from the input A.
It is controlled by the voltage from Next, when the changeover device 3 is switched to switch B, the voltage input to the voltage controlled circuit 1 is changed from the voltage generated by the control voltage A to the voltage generated by the control voltage B. It switches according to a time constant of 5. After that, control voltage B due to input B
will be controlled by. Therefore, the time constant of the low-pass filter 5 is changed to the voltage-controlled circuit 1 and the plurality of control voltage generation circuits 2 (excluding the switching circuit 6 composed of the switching device 3 and the low-pass filter 5). If the time constant is set longer than the maximum time constant of multiple sets (n sets) of voltage control loops consisting of combinations of voltage control loops 2a to 2n), the gap in the voltage input to the voltage controlled circuit 1 when switching the voltage control loops can be reduced. It is possible to eliminate this problem and achieve a smooth transition to the desired output. The same applies to the operations of other voltage control loops.
【0010】尚、被電圧制御回路1および制御電圧発生
器2の実際回路は、従来例に述べたような、位相同期発
振回路であってもよいことは勿論である。It goes without saying that the actual circuits of the voltage controlled circuit 1 and the control voltage generator 2 may be phase synchronized oscillation circuits as described in the conventional example.
【0011】[0011]
【発明の効果】以上説明したように本発明は、応答時間
等の異なる電圧制御ループを複数組必要とする場合には
、被電圧制御回路を共通にすることにより、回路を簡単
な構成かつ安価とする効果がある。また、被電圧制御回
路に入力される制御用の電圧を滑らかに切換えることで
、目的出力を滑らかに変化させることができる。Effects of the Invention As explained above, when multiple sets of voltage control loops with different response times, etc. are required, the present invention can simplify the circuit configuration and reduce the cost by making the voltage controlled circuit common. This has the effect of Further, by smoothly switching the control voltage input to the voltage controlled circuit, the target output can be smoothly changed.
【図1】本発明の一実施例のブロック図である。FIG. 1 is a block diagram of one embodiment of the present invention.
【図2】従来例のブロック図である。FIG. 2 is a block diagram of a conventional example.
1(1a〜1n) 被電圧制御回路2(2a〜2
n) 制御電圧発生器3 切換器
4 スイッチ制御回路
5 低域通過ろ波器
6 切換回路1 (1a to 1n) Voltage controlled circuit 2 (2a to 2
n) Control voltage generator 3 Switcher 4 Switch control circuit 5 Low-pass filter 6 Switching circuit
Claims (2)
的出力を出力する被電圧制御回路と、特定入力と前記目
的出力とを比較し制御電圧を出力する複数の制御電圧発
生器と、前記複数の制御電圧発生器からの制御電圧を入
力し前記複数の制御電圧を選択・切換え且つ予め定めら
れた時定数を持つ低域通過ろ波器を通して前記被電圧制
御回路の制御用電圧として出力する切換回路とを有する
ことを特徴とする切換型電圧制御ループ。1. A voltage controlled circuit that is controlled by an input voltage and outputs a target output, a plurality of control voltage generators that compare a specific input with the target output and output a control voltage, and a plurality of control voltage generators that output a control voltage by comparing a specific input with the target output. a switching circuit that inputs a control voltage from a control voltage generator, selects and switches the plurality of control voltages, and outputs it as a control voltage for the voltage-controlled circuit through a low-pass filter having a predetermined time constant; A switched voltage control loop comprising:
前記被電圧制御回路と前記制御電圧発生回路とからなる
複数の電圧制御ループの最大時定数より長く設定されて
いることを特徴とする請求項1記載の切換型電圧制御ル
ープ。2. The time constant is set to be longer than the maximum time constant of a plurality of voltage control loops including the voltage controlled circuit excluding the switching circuit and the control voltage generating circuit. The switched voltage control loop of claim 1.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP00947791A JP3151835B2 (en) | 1991-01-30 | 1991-01-30 | Switched voltage control loop |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP00947791A JP3151835B2 (en) | 1991-01-30 | 1991-01-30 | Switched voltage control loop |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH04253207A true JPH04253207A (en) | 1992-09-09 |
JP3151835B2 JP3151835B2 (en) | 2001-04-03 |
Family
ID=11721336
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP00947791A Expired - Fee Related JP3151835B2 (en) | 1991-01-30 | 1991-01-30 | Switched voltage control loop |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3151835B2 (en) |
-
1991
- 1991-01-30 JP JP00947791A patent/JP3151835B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP3151835B2 (en) | 2001-04-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5781056A (en) | Variable delay circuit | |
US5126691A (en) | Variable clock delay circuit | |
JPH0519892A (en) | Variable clock frequency dividing circuit | |
US4629999A (en) | Phase-locked loop capable of generating a plurality of stable frequency signals | |
JPH042218A (en) | Pll frequency synthesizer | |
WO2003061129A1 (en) | Clock generating circuit | |
US5739725A (en) | Digitally controlled oscillator circuit | |
KR910015171A (en) | Tuning circuit | |
US4272730A (en) | Microwave frequency synthesizer utilizing a combination of a phase locked loop and frequency translation techniques | |
JPH04253207A (en) | Switching type voltage controlled loop | |
JP2758443B2 (en) | PLL frequency synthesizer | |
JPH08274602A (en) | Variable delay circuit | |
JP2745060B2 (en) | PLL frequency synthesizer | |
JPH01305724A (en) | Frequency synthesizer | |
JPH0786931A (en) | Frequency synthesizer | |
JPH09307432A (en) | Pll circuit | |
KR20010102925A (en) | Method for generating a frequency by means of a pll circuit | |
JPH05114819A (en) | Variable frequency device | |
JP2878313B2 (en) | Clock generation circuit for video signal digitizing | |
JP2003243980A (en) | Pll circuit | |
JPH042217A (en) | Pll frequency synthesizer | |
JPS581336A (en) | Am receiver | |
JPH10112648A (en) | Phase locked loop | |
JPH10254400A (en) | Dot clock generation circuit | |
JPS6198178A (en) | Servo motor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20001226 |
|
LAPS | Cancellation because of no payment of annual fees |