JPH0421985U - - Google Patents

Info

Publication number
JPH0421985U
JPH0421985U JP6342290U JP6342290U JPH0421985U JP H0421985 U JPH0421985 U JP H0421985U JP 6342290 U JP6342290 U JP 6342290U JP 6342290 U JP6342290 U JP 6342290U JP H0421985 U JPH0421985 U JP H0421985U
Authority
JP
Japan
Prior art keywords
phase
signal
output
outputs
detector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6342290U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP6342290U priority Critical patent/JPH0421985U/ja
Publication of JPH0421985U publication Critical patent/JPH0421985U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Circuits Of Receivers In General (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一実施例のブロツク図、第2
図は本考案の別の実施例のブロツク図、第3図は
従来のこの種の追尾受信機を示すブロツク図であ
る。 1……RF和信号入力端子、2……RF差信号
入力端子、3……位相変調器、4……周波数変換
器、5……電圧制御発振器、6……AGC増幅器
、7……第2の位相検波器、8……第1の位相検
波器、9……基準信号発振器、10……90度移
相器、11……AGCループフイルタ、12……
PLLループフイルタ、13……誤差信号検出器
、14……クロツク発生器、15……誤差信号出
力端子、16……第2の移相器、17……第3の
位相検波器、18,22……位相制御回路、21
……第1の移相器。
Figure 1 is a block diagram of one embodiment of the present invention;
This figure is a block diagram of another embodiment of the present invention, and FIG. 3 is a block diagram showing a conventional tracking receiver of this type. 1... RF sum signal input terminal, 2... RF difference signal input terminal, 3... Phase modulator, 4... Frequency converter, 5... Voltage controlled oscillator, 6... AGC amplifier, 7... Second phase detector, 8...first phase detector, 9...reference signal oscillator, 10...90 degree phase shifter, 11...AGC loop filter, 12...
PLL loop filter, 13...Error signal detector, 14...Clock generator, 15...Error signal output terminal, 16...Second phase shifter, 17...Third phase detector, 18, 22 ...Phase control circuit, 21
...First phase shifter.

Claims (1)

【実用新案登録請求の範囲】 1 アンテナからのRF差信号をクロツク信号に
よつて位相変調する位相変調器と、前記位相変調
器の出力信号と前記アンテナからのRF和信号を
合成する合成回路と、局部発信信号によつて前記
合成回路からの出力信号を周波数変換し出力する
周波数変換器と、前記周波数変換器の出力を増幅
するAGC増幅器と、前記AGC増幅器からの出
力を基準信号によつて位相検波し出力する第1の
位相検波器と、前記基準信号を出力する基準信号
発振器と、前記第1の位相検波器からの出力のう
ち所定の低域周波数成分を出力するPLLループ
フイルタと、前記PLLループフイルタの出力電
圧で制御され前記局部発信信号を出力する電圧制
御発振器と、前記基準信号の位相を90度変えて
出力する90度移相器と、前記AGC増幅器より
の出力を前記90度移相器からの出力で検波し出
力する第2の位相検波器と、前記第2の位相検波
器の出力のうち所定の低域周波数成分を出力し前
記AGC増幅器に加え前記AGC増幅器の利得を
制御するAGCループフイルタと、前記第2の位
相検波器の出力を前記クロツク信号で同期検波し
誤差信号を検出して出力する誤差信号検出回路と
を有する追尾受信機において、前記合成回路に入
力されるRF和信号の伝送路またはRF差信号の
伝送路に挿入され前記伝送路を通過する信号の位
相を変化させる第1の移相器と、前記第1の移相
器に制御信号を加え前記第1の移相器中を通過す
るRF信号に与える位相量を変化させる位相制御
回路とを備えたことを特徴とする追尾受信器。 2 請求項1記載の追尾受信機において、前記A
GC増幅機からの出力を前記基準信号発振器から
の出力によつて位相検波し出力する第3の位相検
波器と、前記第1の移相器の代りに前記AGC増
幅器の出力側と前記第3の位相検波器の間の伝送
路または前記基準信号発生器と前記第3の位相検
波器の間の伝送路の内の何れか一方に挿入され前
記伝送路を通過する信号の位相を変化させる第2
の移相器と、前記第1の移相器を制御する位相制
御回路の代りに前記第2の移相器を制御し前記第
2の移相器内を通過する信号に与える位相量を変
える位相制御回路と、前記第2の位相検波器から
の出力のかわりに前記第3の位相検波器からの出
力を入力する誤差信号検出器とを備えたことを特
徴とする追尾受信機。
[Claims for Utility Model Registration] 1. A phase modulator that modulates the phase of an RF difference signal from an antenna using a clock signal, and a combining circuit that combines an output signal of the phase modulator and an RF sum signal from the antenna. , a frequency converter that converts the frequency of the output signal from the synthesis circuit using a local oscillation signal and outputs the frequency converter, an AGC amplifier that amplifies the output of the frequency converter, and an output from the AGC amplifier that converts the frequency of the output signal from the synthesis circuit using a reference signal a first phase detector that performs phase detection and outputs; a reference signal oscillator that outputs the reference signal; a PLL loop filter that outputs a predetermined low frequency component of the output from the first phase detector; a voltage controlled oscillator that is controlled by the output voltage of the PLL loop filter and outputs the local oscillation signal; a 90 degree phase shifter that changes the phase of the reference signal by 90 degrees; and a 90 degree phase shifter that changes the phase of the reference signal by 90 degrees; a second phase detector that detects and outputs the output from the phase shifter; and a predetermined low frequency component of the output of the second phase detector that outputs a predetermined low frequency component and adds the gain of the AGC amplifier to the AGC amplifier. and an error signal detection circuit that synchronously detects the output of the second phase detector with the clock signal to detect and output an error signal, which is input to the synthesis circuit. a first phase shifter that is inserted into a transmission path for an RF sum signal or a transmission path for an RF difference signal to change the phase of a signal passing through the transmission path; and a control signal is applied to the first phase shifter. A tracking receiver comprising: a phase control circuit that changes the amount of phase given to the RF signal passing through the first phase shifter. 2. The tracking receiver according to claim 1, wherein the A
a third phase detector that detects the phase of the output from the GC amplifier using the output from the reference signal oscillator and outputs the phase detector; or a transmission path between the reference signal generator and the third phase detector to change the phase of the signal passing through the transmission path. 2
and a phase shifter that controls the second phase shifter instead of the phase control circuit that controls the first phase shifter to change the amount of phase given to the signal passing through the second phase shifter. A tracking receiver comprising: a phase control circuit; and an error signal detector inputting the output from the third phase detector instead of the output from the second phase detector.
JP6342290U 1990-06-15 1990-06-15 Pending JPH0421985U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6342290U JPH0421985U (en) 1990-06-15 1990-06-15

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6342290U JPH0421985U (en) 1990-06-15 1990-06-15

Publications (1)

Publication Number Publication Date
JPH0421985U true JPH0421985U (en) 1992-02-24

Family

ID=31593458

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6342290U Pending JPH0421985U (en) 1990-06-15 1990-06-15

Country Status (1)

Country Link
JP (1) JPH0421985U (en)

Similar Documents

Publication Publication Date Title
CA2049346A1 (en) Fast-switching frequency synthesizer
US4156204A (en) Voltage controlled oscillator with frequency and phase control loop
DE60007679D1 (en) PLL circuit
JPH0421985U (en)
US4426627A (en) Phase-locked loop oscillator circuit utilizing a sub-loop with a second phase comparator
WO2002009290A3 (en) Analog phase locked loop holdover
JPH03106476U (en)
JP2600900B2 (en) Tracking receiver
JPH0156580B2 (en)
JPH0328481U (en)
JPH0328606Y2 (en)
JPH03237824A (en) Fm radio receiver
JPS6036904Y2 (en) radio receiver
JPS5820170B2 (en) Signal reception method
JPS6446351A (en) Digital signal receiver
JPS5910817Y2 (en) receiver tuning circuit
JPH018024Y2 (en)
JP3101477B2 (en) PLL integrated circuit
JPH03109186U (en)
JPS5934198Y2 (en) automatic frequency control circuit
JPH0356230U (en)
JPS5918741Y2 (en) radio receiver
KR950012956B1 (en) Frequency modulated detection circuit
JP2810580B2 (en) PLL detection circuit
JPH0464817U (en)