JPH0420491B2 - - Google Patents

Info

Publication number
JPH0420491B2
JPH0420491B2 JP59070803A JP7080384A JPH0420491B2 JP H0420491 B2 JPH0420491 B2 JP H0420491B2 JP 59070803 A JP59070803 A JP 59070803A JP 7080384 A JP7080384 A JP 7080384A JP H0420491 B2 JPH0420491 B2 JP H0420491B2
Authority
JP
Japan
Prior art keywords
access request
access
time
latch
requests
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59070803A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60215258A (ja
Inventor
Hideo Wada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP7080384A priority Critical patent/JPS60215258A/ja
Publication of JPS60215258A publication Critical patent/JPS60215258A/ja
Publication of JPH0420491B2 publication Critical patent/JPH0420491B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP7080384A 1984-04-11 1984-04-11 記憶制御方式 Granted JPS60215258A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7080384A JPS60215258A (ja) 1984-04-11 1984-04-11 記憶制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7080384A JPS60215258A (ja) 1984-04-11 1984-04-11 記憶制御方式

Publications (2)

Publication Number Publication Date
JPS60215258A JPS60215258A (ja) 1985-10-28
JPH0420491B2 true JPH0420491B2 (https=) 1992-04-03

Family

ID=13442072

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7080384A Granted JPS60215258A (ja) 1984-04-11 1984-04-11 記憶制御方式

Country Status (1)

Country Link
JP (1) JPS60215258A (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63229557A (ja) * 1987-03-19 1988-09-26 Fujitsu Ltd シリアライズ処理装置
JPH0731622B2 (ja) * 1988-05-06 1995-04-10 富士通株式会社 メモリアクセス制御方法
JP2528954B2 (ja) * 1988-12-20 1996-08-28 富士通株式会社 メモリアクセス制御方式

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6024976B2 (ja) * 1980-07-31 1985-06-15 富士通株式会社 メモリ・アクセス制御方式
JPS6054694B2 (ja) * 1982-01-27 1985-12-02 株式会社日立製作所 記憶制御装置
JPS58129666A (ja) * 1982-01-29 1983-08-02 Hitachi Ltd 記憶制御方式

Also Published As

Publication number Publication date
JPS60215258A (ja) 1985-10-28

Similar Documents

Publication Publication Date Title
US6944731B2 (en) Dynamic random access memory system with bank conflict avoidance feature
US4435765A (en) Bank interleaved vector processor having a fixed relationship between start timing signals
US5463741A (en) Duplicated logic and interconnection system for arbitration among multiple information processors
JPS62251956A (ja) 記憶制御方式
JP2008181551A (ja) ベクトルレジスタを備えたコンピュータにおけるベクトルテールゲーティング
JPS5837883A (ja) メモリ・アドレシング装置
JPH0420491B2 (https=)
JPS6054694B2 (ja) 記憶制御装置
JP3413843B2 (ja) ベクトルデータの要素を並列処理するベクトルプロセッサ
US6643718B1 (en) Method and apparatus for controlling order dependency of items in a multiple FIFO queue structure
KR102829117B1 (ko) 어드레스 카운팅 회로 및 이를 포함하는 반도체 장치
JPH06103473B2 (ja) 記憶制御方式
JPS60136849A (ja) 記憶制御方式
RU2410747C2 (ru) Устройство коммутации
JPS59161755A (ja) 記憶制御方式
JP3323142B2 (ja) クロスバ装置、多段クロスバ装置及び情報処理装置
JPH05143287A (ja) ハードウエアソート処理装置
JPH034938B2 (https=)
JPS5858752B2 (ja) アドレス変換装置
SU1345201A1 (ru) Устройство формировани адреса ЭВМ в вычислительной сети
JPH05274254A (ja) バスアービタ回路
JP2684752B2 (ja) 拡張記憶制御方式
JP2591362B2 (ja) データ選択処理方法
JPS6074074A (ja) 優先順位制御方式
JPH0496841A (ja) 記憶制御方式