JPH04167183A - Wiring processor for printed wiring board - Google Patents
Wiring processor for printed wiring boardInfo
- Publication number
- JPH04167183A JPH04167183A JP2296048A JP29604890A JPH04167183A JP H04167183 A JPH04167183 A JP H04167183A JP 2296048 A JP2296048 A JP 2296048A JP 29604890 A JP29604890 A JP 29604890A JP H04167183 A JPH04167183 A JP H04167183A
- Authority
- JP
- Japan
- Prior art keywords
- pin
- wiring
- contact
- pins
- farthest
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 description 16
- 238000010586 diagram Methods 0.000 description 5
- FFBHFFJDDLITSX-UHFFFAOYSA-N benzyl N-[2-hydroxy-4-(3-oxomorpholin-4-yl)phenyl]carbamate Chemical compound OC1=C(NC(=O)OCC2=CC=CC=C2)C=CC(=C1)N1CCOCC1=O FFBHFFJDDLITSX-UHFFFAOYSA-N 0.000 description 1
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明はプリント配線板(以下PWBと記す)の配線処
理装置に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a wiring processing device for a printed wiring board (hereinafter referred to as PWB).
従来のこの種の配線処理装置は、接続すべきピンとピン
を適当に選択し、出発点となるピンと目的点となるピン
のそれぞれから、無作為に配線領域上を水平・垂直の線
分を伸ばしていき両者が交わった時の経路より配線経路
を求める方法をとっていた。Conventional wiring processing equipment of this kind selects pins to be connected and stretches horizontal and vertical line segments randomly over the wiring area from each of the starting and destination pins. The method used was to find the wiring route from the path when the two intersect.
上述の従来のPWBの配線処理装置では、接続すべきピ
ンとピンを適当に選択していたり、配線経路を無作為な
水平・垂直成分により求めているだけなので、分岐配線
を許した時に指定した分岐長を満足するような配線経路
を求めることができないという問題点がある。In the conventional PWB wiring processing device described above, the pins to be connected are selected appropriately, or the wiring route is simply determined using random horizontal and vertical components, so when branch wiring is allowed, the specified branch There is a problem in that it is not possible to find a wiring route that satisfies the length.
本発明のPWHの配線処理装置は、プリント配線板配線
設計において3端子以上の信号線を配線する時、全ピン
を食む最小矩形を設定し、その中心点を求める手段と、
ソースピンと最遠端ロードピン以外のピンについて指定
分岐長を半径とする仮想的な円を設定し、X軸・Y軸と
平行な接線との接点を求める手段と、
先に求めた接点より全ピンを含む最小矩形の中心点に最
も近い接点をソースピン及び最遠端ロードピン以外のピ
ンのそれぞれに1つずつ求める手段と、
ソースピンと最遠端ロードピンを該接点を通るように配
線する手段と、
未接続のピンと該接点を接続する手段を有することを特
徴とする。The PWH wiring processing device of the present invention has a means for setting a minimum rectangle that covers all pins and finding the center point when wiring signal lines with three or more terminals in printed wiring board wiring design, and a source pin and the farthest end. For pins other than load pins, set a virtual circle with a specified branch length as the radius, and find the points of contact with tangents parallel to the X and Y axes. means for determining the contact point closest to the center point, one for each pin other than the source pin and the farthest end load pin; means for wiring the source pin and the farthest end load pin so as to pass through the contacts; It is characterized by having means for connecting the contacts.
次に本発明について図面を用いて説明する。 Next, the present invention will be explained using the drawings.
第1図は本発明のフローチャートである。FIG. 1 is a flow chart of the present invention.
処理1で、第2図に示すように、全ピンを含む最小矩形
Bを設定しその中心点Mを求める。処理2でi=0とし
処理3でiを+1インクリメントする。In process 1, as shown in FIG. 2, a minimum rectangle B including all pins is set and its center point M is determined. In process 2, i=0, and in process 3, i is incremented by +1.
処理4ではソースピンと最遠端ロードピンを除くピンL
iを中心に指定分岐長rを半径とする円Ciを設定する
。次に処理5では、第3図に示すように、円Ciについ
てX軸・Y軸に平行な接線との接点Djを4点求める。In process 4, pins L excluding the source pin and the farthest load pin
A circle Ci is set with i as the center and the specified branch length r as the radius. Next, in process 5, as shown in FIG. 3, four points of contact Dj with tangents parallel to the X and Y axes are found for the circle Ci.
処理6では、第4図に示すように、最小矩形Bの中心点
Mに近い接点をピンLi1個毎に処理5で求めた接点D
Jより選択する。これをEiとする。そして処理3から
処理6までを処理7でi≧全ピン数−2になるまで繰返
す。In process 6, as shown in FIG.
Select from J. Let this be Ei. Processing 3 to processing 6 are then repeated until i≧total number of pins −2 in processing 7.
次に、処理8では、第5図に示すように、ソースピンよ
り最遠端ロードピンまでを処理6で求めた接点Eiを通
るように配線する。処理9でi=0とし、処理10でi
を+1インクリメントする。処理11で未接続のピンと
処理6で求めた接点Eiとを接続する。Next, in process 8, as shown in FIG. 5, wiring is made from the source pin to the farthest load pin so as to pass through the contact point Ei determined in process 6. In process 9, i=0, and in process 10, i
Increment by +1. In process 11, the unconnected pin and the contact point Ei obtained in process 6 are connected.
処理10と処理11を処理12でi≧全ピン数−2にな
るまで繰返し、全ピンの配線を完了する。第6図は本処
理により得られた配線パターンの一例である。Processes 10 and 11 are repeated until i≧total number of pins - 2 in process 12 to complete wiring of all pins. FIG. 6 is an example of a wiring pattern obtained by this process.
以上説明したように本発明は、全ピンを含む最小矩形を
設定しその中心点を求め、ソースピンと最遠端ロードピ
ン以外のピンについて指定分岐長を半径とする仮想的な
円を設定してX軸・Y軸と平行な接線との接点を求める
。全ピンを含む最小矩形の中心点に最も近い接点を先の
接点の中より選択する6次にソースピンと最遠端ロード
ピンの間を先に選択した接点を通るように配線する。そ
して未接続のピンと先に選択された接点との間を接続す
るという手段を用いることにより、比較的簡便に、短い
線長で指定分岐長を満足する配線経路が得られる効果が
ある。As explained above, the present invention sets a minimum rectangle that includes all pins, finds its center point, and sets a virtual circle whose radius is the specified branch length for pins other than the source pin and the farthest load pin. Find the point of contact with the tangent line parallel to the axis/Y axis. The contact closest to the center point of the minimum rectangle containing all pins is selected from among the contacts. 6. Next, wire is routed between the source pin and the farthest end load pin so as to pass through the previously selected contact. By using a means of connecting an unconnected pin to a previously selected contact point, it is possible to relatively easily obtain a wiring route that satisfies the specified branch length with a short line length.
第1図は本発明のフローチャート、第2図は全ピンを含
む最小矩形Bとその中心点Mの例を示す図、第3図はピ
ンLiを中心とした指定分岐長rを半径とした円Ciと
X軸・Y軸に平行な接線との接点Djの例を示す図、第
4図は最小矩形Bの中心点Mに最も近い接点Eiの例を
示す図、第5図はソース点と最遠端ロードピン間を接点
Eiを通るように配線した例を示す図、第6図は本処理
により得られた配線パターンの例を示す図である。Fig. 1 is a flowchart of the present invention, Fig. 2 is a diagram showing an example of the minimum rectangle B including all pins and its center point M, and Fig. 3 is a circle centered on the pin Li with a specified branch length r as a radius. A diagram showing an example of the contact point Dj between Ci and a tangent line parallel to the X-axis and Y-axis, FIG. 4 is a diagram showing an example of the contact point Ei closest to the center point M of the minimum rectangle B, and FIG. A diagram showing an example of wiring between the farthest end load pins so as to pass through the contact point Ei, and FIG. 6 is a diagram showing an example of the wiring pattern obtained by this process.
Claims (1)
配線する時、全ピンを含む最小矩形を設定し、その中心
点を求める手段と、 ソースピンと最遠端ロードピン以外のピンについて指定
分岐長を半径とする仮想的な円を設定し、X軸・Y軸と
平行な接線との接点を求める手段と、 先に求めた接点より全ピンを含む最小矩形の中心点に最
も近い接点をソースピン及び最遠端ロードピン以外のピ
ンのそれぞれに1つずつ求める手段と、 ソースピンと最遠端ロードピンを該接点を通るように配
線する手段と、 未接続のピンと該接点を接続する手段を有することを特
徴とする配線処理装置。[Scope of Claims] When wiring signal lines with three or more terminals in printed wiring board wiring design, means for setting a minimum rectangle including all pins and finding the center point thereof, and pins other than the source pin and the farthest end load pin. Set a virtual circle with radius equal to the specified branch length, and find the point of contact with the tangent line parallel to the A means for finding one close contact for each pin other than the source pin and the farthest load pin, a means for wiring the source pin and the farthest load pin to pass through the contact, and a means for connecting the unconnected pin to the contact. A wiring processing device characterized by having a means.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2296048A JP2987919B2 (en) | 1990-10-31 | 1990-10-31 | Wiring processing equipment for printed wiring boards |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2296048A JP2987919B2 (en) | 1990-10-31 | 1990-10-31 | Wiring processing equipment for printed wiring boards |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH04167183A true JPH04167183A (en) | 1992-06-15 |
JP2987919B2 JP2987919B2 (en) | 1999-12-06 |
Family
ID=17828428
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2296048A Expired - Fee Related JP2987919B2 (en) | 1990-10-31 | 1990-10-31 | Wiring processing equipment for printed wiring boards |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2987919B2 (en) |
-
1990
- 1990-10-31 JP JP2296048A patent/JP2987919B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2987919B2 (en) | 1999-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH04167183A (en) | Wiring processor for printed wiring board | |
JPH0124860Y2 (en) | ||
JP2884845B2 (en) | Circuit formation method on printed circuit board | |
CA2014369A1 (en) | Network system having different attributes of terminal equipment devices | |
US5736426A (en) | Process for arranging printed conductors on the surface of semiconductor components | |
JPH0245225B2 (en) | ||
JPH04165648A (en) | Wiring processing method for designing layout of integrated circuit | |
JPS6258355A (en) | Interruption control circuit | |
JPS63254743A (en) | Semiconductor integrated circuit | |
JPH04141778A (en) | Hierarchical arrangement processing system | |
JPH02150971A (en) | Multi-terminal signal wiring system | |
JPH03220060A (en) | On-site equipment input/output device for electronic interlocking device | |
JPS62268259A (en) | Attendant board incoming call priority system | |
JPS5864562A (en) | Signal processor | |
JPH01143437A (en) | Token bus type communication equipment | |
JPH04141779A (en) | System for searching wiring path | |
JPS63124169A (en) | Method for deciding wiring route | |
JPS60204062A (en) | Multidata processing system | |
JP2000276516A (en) | Design system and display method for printed board wiring | |
JPH10294954A (en) | Matrix board and matrix board wiring board device | |
JPH0713885A (en) | Input/output simulator with dynamic switch function | |
JPS6232747A (en) | Monitor system | |
JPS63129467A (en) | Parallel wiring processing system | |
JPH01245323A (en) | Complex bus device | |
JPS6345679A (en) | Automatic wiring control system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |