JPH04152502A - Hybrid integrated circuit - Google Patents

Hybrid integrated circuit

Info

Publication number
JPH04152502A
JPH04152502A JP2276152A JP27615290A JPH04152502A JP H04152502 A JPH04152502 A JP H04152502A JP 2276152 A JP2276152 A JP 2276152A JP 27615290 A JP27615290 A JP 27615290A JP H04152502 A JPH04152502 A JP H04152502A
Authority
JP
Japan
Prior art keywords
conductor
thick film
thick
bonding
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2276152A
Other languages
Japanese (ja)
Inventor
Yoshinobu Mutsukawa
六川 嘉信
Akinobu Inoue
明宣 井上
Masaaki Dobashi
正明 土橋
Atsuko Yamaguchi
敦子 山口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP2276152A priority Critical patent/JPH04152502A/en
Publication of JPH04152502A publication Critical patent/JPH04152502A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements

Landscapes

  • Parts Printed On Printed Circuit Boards (AREA)
  • Non-Adjustable Resistors (AREA)

Abstract

PURPOSE:To obtain a circuit which has thick film resistors capable of adjusting resistance value without generating microcracks by connecting at last one of a plurality of bonding conductors provided on a thick-film resistor to a bonding conductor located on a thick-film conductor with a conductor wire to make resistance show a desired value. CONSTITUTION:In a substrate 10, a thick-film resistor 1 is connected to thick- film conductors 2,3 at both ends: the region of the thick-film resistor 1 closer to one thick-film conductor 2 has a group of bonding conductors 4,5, which consists of a plurality of bonding conductors 4,5 of different distances from the thick-film conductor 2. At least one of the bonding conductors 4,5 is connected to a bonding conductor 6 located on the thick-film conductor 2 with a conductive wire 7, whereby this circuit should have a thick-film resistor making resistance show a desired value. For example, a bonding conductor 4 on the thick-film resistor 1 connected to a bonding conductor 6 on the thick-film conductor 2 should be connected to another bonding conductor 5 located further distant from the thick-film resistor 2 with a conductive wire 7.

Description

【発明の詳細な説明】 〔概 要〕 混成集積回路、特に抵抗値が調整できる厚膜抵抗体を有
する混成集積回路に関し、 厚膜抵抗体を形成した後、容易にがっ安定性よくその抵
抗値を調整することを目的とし、基板10上において、
厚膜抵抗体1が両端で厚膜導体2.3と接続しており、
1つの厚膜導体2に近い厚膜抵抗体1の領域にボンディ
ング用導体4゜5の群があり、この群はこの厚膜導体2
がらの距離が異なる複数のボンディング用導体4・5が
らなり、ボンディング用導体4,5の少なくとも1つが
この厚膜導体2上のボンディング用導体6と導電性ワイ
ヤ7で接続され、これによって厚膜抵抗体が所望の抵抗
値を有するように構成する。
[Detailed Description of the Invention] [Summary] Regarding a hybrid integrated circuit, especially a hybrid integrated circuit having a thick film resistor whose resistance value can be adjusted, after the thick film resistor is formed, its resistance can be easily and stably adjusted. For the purpose of adjusting the value, on the substrate 10,
A thick film resistor 1 is connected to a thick film conductor 2.3 at both ends,
There is a group of bonding conductors 4°5 in the area of the thick film resistor 1 close to one thick film conductor 2, and this group is connected to this thick film conductor 2.
At least one of the bonding conductors 4 and 5 is connected to the bonding conductor 6 on the thick film conductor 2 by a conductive wire 7, thereby forming a thick film. The resistor is configured to have a desired resistance value.

〔産業上の利用分野〕[Industrial application field]

本発明は、混成集積回路、特に抵抗値が調整できる厚膜
抵抗体を有する混成集積回路に関する。
The present invention relates to a hybrid integrated circuit, and particularly to a hybrid integrated circuit having a thick film resistor whose resistance value can be adjusted.

〔従来の技術〕[Conventional technology]

従来、厚膜抵抗体の抵抗値を調整するには、厚膜抵抗体
1にレーザー光線を照射し、第2図に示すように、その
軌跡8に沿って厚膜を融解させてトリミングを行って抵
抗値を増加させることが行われていた。しかし厚膜抵抗
体1はトリミング軌跡8の近傍に熱ストレスが加わるの
で、微細なりラック9が発生する。特にトリミング軌跡
8の終点または屈折点の付近では発生が著しい。そのた
め、高電圧が印加される回路では、使用中にクラックが
ますます成長して抵抗値が増加するばかりでなく、つい
には厚膜抵抗体が切断してしまう欠点があった。
Conventionally, in order to adjust the resistance value of a thick film resistor, the thick film resistor 1 is irradiated with a laser beam and the thick film is melted and trimmed along the trajectory 8 as shown in FIG. Efforts were made to increase the resistance value. However, since thermal stress is applied to the thick film resistor 1 in the vicinity of the trimming locus 8, a fine rack 9 is generated. The occurrence is particularly noticeable near the end point or refraction point of the trimming trajectory 8. Therefore, in a circuit to which a high voltage is applied, cracks not only grow more and more during use, increasing the resistance value, but also cause the thick film resistor to eventually break.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

本発明は、微細なりラックを発生させることなく、抵抗
値の調整を行うことができる厚膜抵抗体を有する混成集
積回路を提供することを目的とする。
SUMMARY OF THE INVENTION An object of the present invention is to provide a hybrid integrated circuit having a thick film resistor that allows adjustment of the resistance value without generating minute racks.

〔課題を解決するための手段〕[Means to solve the problem]

上記課題は、基板10上において、厚膜抵抗体1が両端
で厚膜導体2.3と接続しており、1つの厚膜導体2に
近い厚膜抵抗体1の領域にボンディング用導体4.5群
があり、この群はこの厚膜導体2からの距離が異なる複
数のボンディング用導体4.5からなり、ボンディング
用導体4,5の少なくとも1つがこの厚膜導体2上のボ
ンディング用導体6と導電性ワイヤ7で接続され、これ
によって抵抗を所望の値とした厚膜抵抗体を有すること
を特徴とする混成集積回路によって解決することができ
る。
The above problem is solved because the thick film resistor 1 is connected to the thick film conductor 2.3 at both ends on the substrate 10, and the bonding conductor 4. There are 5 groups, and this group consists of a plurality of bonding conductors 4.5 at different distances from the thick film conductor 2, and at least one of the bonding conductors 4 and 5 is connected to the bonding conductor 6 on the thick film conductor 2. This can be solved by a hybrid integrated circuit characterized in that it has a thick film resistor connected to the resistor by a conductive wire 7, thereby setting the resistance to the desired value.

〔作 用〕[For production]

第1図は本発明の原理説明図である。厚膜抵抗体1は両
端で厚膜導体2.3に接続している。ボンディング用導
体4は、一方において厚膜導体2上のボンディング用導
体6と接続しており、また図に示すように、他方におい
て、この厚膜導体2からの距離が遠い厚膜抵抗体1上の
他のボンディング用導体5と接続することもできる。1
つの厚膜導体2からこれらのボンディング用導体4・5
を結ぶ導電性ワイヤ7を経て、他端の厚膜導体3に至る
間の抵抗は、厚膜抵抗体1の当初の抵抗値より小さい。
FIG. 1 is a diagram explaining the principle of the present invention. Thick film resistor 1 is connected at both ends to thick film conductors 2.3. The bonding conductor 4 is connected on one side to the bonding conductor 6 on the thick film conductor 2, and on the other hand, as shown in the figure, on the thick film resistor 1 which is far away from the thick film conductor 2. It can also be connected to other bonding conductors 5. 1
These bonding conductors 4 and 5 from the two thick film conductors 2
The resistance between the conductive wire 7 connecting the conductive wire 7 and the thick film conductor 3 at the other end is smaller than the initial resistance value of the thick film resistor 1.

〔実施例〕〔Example〕

第3図は、本発明の1つの実施態様を示す厚膜抵抗体の
平面図である。銀−パラジウム合金ペースト厚膜導体2
,3を両端で跨ぐように、1.0×1、5 mmの酸化
ルテニウムペースト厚膜抵抗体lを設け、この上に9個
の金ペーストボンディング用導体をゴバンの目状に0.
3 mm間隔で設け、厚膜導体2上にも同じく金ペース
トの3個のボンディング用導体6を設け、さらに図示し
ない他の素子も設けてセラミック基板を焼成した。この
厚膜抵抗体1の厚膜導体2,3間の抵抗値は1.OKΩ
であった。図に示すように、各群のボンディング用導体
4を、厚膜導体2上のボンディング用導体6に金ワイヤ
7で接続し、さらに1つの群のボンディング用導体4を
、この群の他のボンディング用導体5にも接続した。そ
の結果抵抗値は970Ωに減少した。
FIG. 3 is a plan view of a thick film resistor showing one embodiment of the present invention. Silver-palladium alloy paste thick film conductor 2
A ruthenium oxide paste thick film resistor l of 1.0 x 1.5 mm was provided so as to straddle both ends of the ruthenium oxide paste resistor l, and nine gold paste bonding conductors were placed on top of this in a goblin pattern.
Three bonding conductors 6 made of gold paste were also provided on the thick film conductor 2 at intervals of 3 mm, and other elements (not shown) were also provided, and the ceramic substrate was fired. The resistance value between the thick film conductors 2 and 3 of this thick film resistor 1 is 1. OKΩ
Met. As shown in the figure, the bonding conductors 4 in each group are connected to the bonding conductors 6 on the thick film conductor 2 with gold wires 7, and the bonding conductors 4 in one group are connected to the bonding conductors 6 on the thick film conductor 2. It was also connected to conductor 5. As a result, the resistance value was reduced to 970Ω.

なお、厚膜導体の材料は、金導体または銅導体などを使
用することができ、ワイヤは、アルミニウムまたは銅な
どを使用できる。またボンディング用導体は、ワイヤの
種類によって、適当な接続強度の得られる他の導体を使
用することができる。
Note that the material for the thick film conductor can be a gold conductor, a copper conductor, or the like, and the wire can be made of aluminum, copper, or the like. Further, as the bonding conductor, other conductors that provide suitable connection strength can be used depending on the type of wire.

〔発明の効果〕〔Effect of the invention〕

本発明によればレーザートリミングが不要となり、レー
ザー切断部分が必要でなくなるので、抵抗体膜の面積を
小さくすることができる。また抵抗値の調整は、レーザ
ーによる微細なりラックの発生による抵抗値のドリフト
がなくなるばかりでなく、高電圧が印加される電子回路
において抵抗値の安定な調整が可能となる。さらに従来
はレーザートリミングによって抵抗体が部分的に分割さ
れるので、抵抗体の熱分布が変わってしまうが、本発明
では抵抗体の形状は設計時のままであり膜の有効面積が
従来に比べて大きく、かつ熱分布の均一化をはかること
ができる。
According to the present invention, laser trimming is not necessary, and a laser cutting portion is not required, so that the area of the resistor film can be reduced. Further, the adjustment of the resistance value not only eliminates resistance value drift due to the generation of fine cracks caused by the laser, but also enables stable adjustment of the resistance value in electronic circuits to which high voltage is applied. Furthermore, in the past, the resistor was partially divided by laser trimming, which changed the heat distribution of the resistor, but in the present invention, the shape of the resistor remains as it was designed, and the effective area of the film is larger than before. It is possible to achieve a uniform heat distribution.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、本発明の原理を示す厚膜抵抗体の断面図であ
り、 第2図は、従来技術の厚膜抵抗体の平面図であり、 第3図は、本発明の実施態様の厚膜抵抗体の平面図であ
る。 1・・・厚膜抵抗体、   2.3・・・厚膜導体、4
.5.6・・・ボンディング用導体、7・・・導電性ワ
イヤ、   8・・・トリミング軌跡、9・・・微細な
りランク、 10・・・セラミック基板。 本発明の詳細な説明する厚膜抵抗体の断面図第1図 従来技術の厚膜抵抗体の平面図 第2図 8・・・トリミング軌跡 9・・・微細なりランク 10・・・セラミフク基板
FIG. 1 is a cross-sectional view of a thick film resistor showing the principle of the present invention, FIG. 2 is a plan view of a conventional thick film resistor, and FIG. 3 is a cross-sectional view of a thick film resistor according to an embodiment of the present invention. FIG. 2 is a plan view of a thick film resistor. 1...Thick film resistor, 2.3...Thick film conductor, 4
.. 5.6... Conductor for bonding, 7... Conductive wire, 8... Trimming locus, 9... Fine rank, 10... Ceramic substrate. FIG. 1 is a cross-sectional view of a thick film resistor explaining the present invention in detail. FIG. 2 is a plan view of a thick film resistor according to the prior art.

Claims (2)

【特許請求の範囲】[Claims] 1.基板10上において、厚膜抵抗体1が両端で厚膜導
体2、3と接続しており、1つの厚膜導体2に近い厚膜
抵抗体1の領域にボンディング用導体4、5の群があり
、この群はこの厚膜導体2からの距離が異なる複数のボ
ンディング用導体4、5からなり、ボンディング用導体
4、5の少なくとも1つがこの厚膜導体2上のボンディ
ング用導体6と導電性ワイヤ7で接続され、これによっ
て抵抗を所望の値とした厚膜抵抗体を有することを特徴
とする混成集積回路。
1. On the substrate 10, a thick film resistor 1 is connected to thick film conductors 2 and 3 at both ends, and a group of bonding conductors 4 and 5 is arranged in a region of the thick film resistor 1 near one thick film conductor 2. This group consists of a plurality of bonding conductors 4 and 5 having different distances from the thick film conductor 2, and at least one of the bonding conductors 4 and 5 has conductivity with the bonding conductor 6 on the thick film conductor 2. A hybrid integrated circuit characterized in that it has thick film resistors connected by wires 7, thereby setting the resistance to a desired value.
2.厚膜導体2上のボンディング用導体6と接続された
厚膜抵抗体1上のボンディング用導体4が、さらにこの
厚膜導体2から遠い位置にある他のボンディング用導体
5と、導電性ワイヤ7で接続されている、請求項1記載
の混成集積回路。
2. The bonding conductor 4 on the thick film resistor 1 connected to the bonding conductor 6 on the thick film conductor 2 is connected to another bonding conductor 5 located further away from the thick film conductor 2 and the conductive wire 7 2. The hybrid integrated circuit according to claim 1, wherein the hybrid integrated circuit is connected by a.
JP2276152A 1990-10-17 1990-10-17 Hybrid integrated circuit Pending JPH04152502A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2276152A JPH04152502A (en) 1990-10-17 1990-10-17 Hybrid integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2276152A JPH04152502A (en) 1990-10-17 1990-10-17 Hybrid integrated circuit

Publications (1)

Publication Number Publication Date
JPH04152502A true JPH04152502A (en) 1992-05-26

Family

ID=17565485

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2276152A Pending JPH04152502A (en) 1990-10-17 1990-10-17 Hybrid integrated circuit

Country Status (1)

Country Link
JP (1) JPH04152502A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016121203A1 (en) * 2015-01-26 2016-08-04 Koa株式会社 Chip resistor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016121203A1 (en) * 2015-01-26 2016-08-04 Koa株式会社 Chip resistor
CN107210103A (en) * 2015-01-26 2017-09-26 兴亚株式会社 Patch resistor

Similar Documents

Publication Publication Date Title
JPH01302803A (en) Chip resistor and its manufacture
US4853671A (en) Electric laminar resistor and method of making same
JPH04152502A (en) Hybrid integrated circuit
JPS63140558A (en) Thick film circuit substrate
JPH07302704A (en) Resistor
JPH04214601A (en) Rectangular chip resistor for function correction use and manufacture thereof
JPH01302701A (en) Printed resistor
JPH09306703A (en) Resistor and manufacture thereof
JPH02224202A (en) Manufacture of chip-type fixed resistor
JPH0963805A (en) Square chip resistor
JPH0513206A (en) Trimming resistance
JPH0620810A (en) Printed resistor trimming method
JPS6384145A (en) Printed resistor device
JP2002353012A (en) Method of manufacturing electronic component
JPH05217712A (en) Chip type thermistor and its manufacture
JPH0277101A (en) Thick-film chip resistance for hybrid integrated circuit and manufacture thereof
JPH0983215A (en) Small sized chip attenuator for microwave and manufacture thereof
JPH03114204A (en) Manufacture of very small-sized chip resistor
JPH08330115A (en) Network electronic component
JPS6185849A (en) Hybrid integrated circuit
JPH03240204A (en) Resistor
JPH02244701A (en) Thick film resistance device
JPH07326506A (en) Production of chip resistor
JPH05347202A (en) Electronic component and adjusting method for resistance value of electronic component
JPH0822904A (en) Square chip resistor