JPH04142673A - Wiring path searcher - Google Patents

Wiring path searcher

Info

Publication number
JPH04142673A
JPH04142673A JP2266737A JP26673790A JPH04142673A JP H04142673 A JPH04142673 A JP H04142673A JP 2266737 A JP2266737 A JP 2266737A JP 26673790 A JP26673790 A JP 26673790A JP H04142673 A JPH04142673 A JP H04142673A
Authority
JP
Japan
Prior art keywords
pattern
wiring
section
shielding
signal wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2266737A
Other languages
Japanese (ja)
Inventor
Seiji Moriyama
森山　誠司
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP2266737A priority Critical patent/JPH04142673A/en
Publication of JPH04142673A publication Critical patent/JPH04142673A/en
Pending legal-status Critical Current

Links

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

PURPOSE:To automatically prepare a peripheral shielding pattern for a signal pattern by generating a signal wiring pattern, a shielding pattern in parallel with the signal wiring pattern, a terminal pattern connecting between the signal wiring pattern and the shielding pattern, and by connecting between the shielding pattern and the grand pins. CONSTITUTION:Wiring section data section 1 stores therein information indicating which wiring target points are to be connected, a signal wiring control section 2 carries out the control of the entire wiring path searcher and each section of the searcher for determining a wiring path. Further, a wiring path searching section 3 searches for the possibility of wiring of a wiring section, and a shielding pattern generating section 4 generates a shielding pattern C on the same layer as signal wiring pattern B to be generated by the signal wiring control section 2 and in parallel with the signal wiring pattern B. Further, a terminal pattern generating section 5 generates a terminal pattern F for connecting two shielding patterns C that are generated by the shielding pattern generating section 4, a grand pin connecting section 6 connects the shielding patterns to grand pin G. With this, peripheral shielding patterns for a signal wiring pattern can be automatically prepared.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はプリント基板、セラミック配線基板などの配線
設計に用いる配線経路探索装置に関し、特に他の信号配
線から遮蔽する必要のある信号配線と遮蔽パターンの配
線経路探索装置に関する。[Detailed Description of the Invention] [Field of Industrial Application] The present invention relates to a wiring route searching device used for wiring design of printed circuit boards, ceramic wiring boards, etc., and in particular to signal wiring that needs to be shielded from other signal wiring and The present invention relates to a pattern wiring route searching device.

〔従来の技術〕[Conventional technology]

従来、この種の配線経路探索装置においては、信号配線
の配線を行った後に、信号配線パターンの周囲に他の信
号配線からのノイズを避けるための遮蔽パターンを人手
設計によって作成していた。Conventionally, in this type of wiring route searching device, after wiring the signal wiring, a shielding pattern was manually designed around the signal wiring pattern to avoid noise from other signal wiring.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来の配線経路探索装置は、配線目標点間の信
号配線の配線のみを対象としているため、信号配線パタ
ーンの周囲の遮蔽パターンを自動的に作成することがで
きない。The above-described conventional wiring route search device targets only the wiring of signal wiring between wiring target points, and therefore cannot automatically create a shielding pattern around the signal wiring pattern.

〔課題を解決するための手段〕[Means to solve the problem]

本発明は基板上に設定された配線格子に基づいて結線を
要する区間の配線経路の探索を行う配線経路探索装置に
おいて、信号配線パターンを発生する手段と、前記信号
配線パターンと平行な遮蔽パターンを発生する手段と、
前記信号配線パターンの両側に発生された前記遮蔽パタ
ーン間を結ぶ終端パターンを発生する手段と、前記遮蔽
パターンとグランドピンとを結線する手段とを有する。The present invention provides a wiring route search device that searches for a wiring route in a section requiring connection based on a wiring grid set on a board, which includes means for generating a signal wiring pattern, and a shielding pattern parallel to the signal wiring pattern. the means by which it occurs;
The apparatus includes means for generating a termination pattern connecting the shielding patterns generated on both sides of the signal wiring pattern, and means for connecting the shielding pattern and a ground pin.

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第１図は本発明の一実施例の構成を示すブロック図であ
る。同図において、本発明の一実施例による配線経路探
索装置は、配線区間データ部１と、信号配線制御部２と
、配線経路探査部３と、遮蔽パターン発生部４と、終端
パターン発生部５と、グランドピン接続部６とにより構
成されている。配線区間データ部１にはどの配線目標点
を結線するかの情報が格納されている。信号配線制御部
２は装置全体の制御を行い、配線経路を決定するための
各部の制御を行う、配線経路探査部３は配線区間の配線
が可能かどうかの探索を行う。遮蔽パターン発生部４は
信号配線制御部２の発生する信号配線パターンと同一層
で信号配線パターンと平行に遮蔽パターンを発生する。FIG. 1 is a block diagram showing the configuration of an embodiment of the present invention. In the figure, the wiring route search device according to the embodiment of the present invention includes a wiring section data section 1, a signal wiring control section 2, a wiring route exploration section 3, a shielding pattern generation section 4, and a termination pattern generation section 5. and a ground pin connection part 6. The wiring section data section 1 stores information on which wiring target points are to be connected. A signal wiring control section 2 controls the entire device and controls each section for determining a wiring route.A wiring route exploration section 3 searches whether wiring in a wiring section is possible. The shielding pattern generating section 4 generates a shielding pattern in the same layer as the signal wiring pattern generated by the signal wiring control section 2 and in parallel with the signal wiring pattern.

終端パターン発生部５は遮蔽パターン発生部４の発生す
る２本の遮蔽パターンの間を結ぶ終端パターンを発生す
る。グランドピン接続部６は遮蔽パターンとグランドピ
ンとの接続を行う。The termination pattern generating section 5 generates a termination pattern that connects the two shielding patterns generated by the shielding pattern generating section 4. The ground pin connecting portion 6 connects the shielding pattern and the ground pin.

第２図は本発明の一実施例の動作を示すフローチャート
である。同図において、ステップ２２からステップ２６
までの動作は本発明の一実施例による遮蔽パターンを伴
った信号配線を結線するときの処理動作を表している。FIG. 2 is a flowchart showing the operation of one embodiment of the present invention. In the figure, steps 22 to 26
The operations up to this point represent processing operations when connecting signal wiring with a shielding pattern according to an embodiment of the present invention.

第３図は本発明の一実施例による遮蔽パターンを伴った
信号配線を示す図である。同図において、Ａは配線格子
を示し、Ｂは信号配線パターン、Ｃは遮蔽パターン、Ｄ
はビア、Ｅはビン、Ｆは終端パターン、Ｇはグランドピ
ン、Ｈはグランド配線パターンである。FIG. 3 is a diagram showing signal wiring with a shielding pattern according to an embodiment of the present invention. In the figure, A indicates a wiring grid, B a signal wiring pattern, C a shielding pattern, and D
is a via, E is a bin, F is a termination pattern, G is a ground pin, and H is a ground wiring pattern.

次に、動作について第１図〜第３図を参照して説明する
。信号配線制御部２は配線区間データ部１から配線目標
点の座標データを受は取り、配線経路探査部３によって
配線経路を探索しながら信号配線を結線して行く（第２
図、ステップ２２）、遮蔽パターン発生部４は信号配線
制御部２の発生する信号配線パターン（第３図、Ｂ）と
同一層で平行な遮蔽パターン（Ｃ）を発生する（ステッ
プ２３）。終端パターン発生部５は信号配線が層を乗り
換えるか、ビンに到達した場合に信号配線の両側に発生
された遮蔽パターン（Ｃ）の開を接続する終端パターン
（Ｆ）を発生する（ステップ２４）。終端パターン（Ｆ
）の形状はコの字形のパターンでビア（Ｄ）またはビン
（Ｅ）を避けて遮蔽パターン（Ｃ）間をつなげる形状と
なっている。グランドピン接続部６は発生されたループ
状の遮蔽パターン（Ｃ）とグランドピン（Ｇ）とを接続
するグランド配線パターン（Ｈ）を発生し、遮蔽パター
ン（Ｃ）を接地する（ステップ２５）。Next, the operation will be explained with reference to FIGS. 1 to 3. The signal wiring control unit 2 receives the coordinate data of the wiring target point from the wiring section data unit 1, and connects the signal wiring while searching the wiring route using the wiring route exploration unit 3 (second
(Step 22 in FIG. 3), the shielding pattern generating section 4 generates a shielding pattern (C) parallel to the signal wiring pattern (FIG. 3, B) generated by the signal wiring control section 2 in the same layer (Step 23). The termination pattern generation unit 5 generates a termination pattern (F) that connects the openings of the shielding patterns (C) generated on both sides of the signal wiring when the signal wiring changes layers or reaches a bin (step 24). . Termination pattern (F
) is a U-shaped pattern that connects the shielding patterns (C) while avoiding the vias (D) or bottles (E). The ground pin connection section 6 generates a ground wiring pattern (H) that connects the generated loop-shaped shielding pattern (C) and the ground pin (G), and grounds the shielding pattern (C) (step 25).

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明によれば、信号配線の結線と
共に遮蔽パターンを自動発生するため、信号配線の結線
後に遮蔽パターンを入れる作業が不必要となり、信号配
線終了後に遮蔽パターンが入れられなくなる事が避けら
れる。As explained above, according to the present invention, a shielding pattern is automatically generated when signal wiring is connected, so it becomes unnecessary to insert a shielding pattern after signal wiring is connected, and it becomes impossible to insert a shielding pattern after signal wiring is completed. can be avoided.

【図面の簡単な説明】[Brief explanation of drawings]

第１図、第２図及び第３図は本発明の一実施例を示す図
である。 １・・・配線区間データ部、２・・・信号配線制御部、
３・・・配線経路探査部、４・・・遮蔽パターン発生部
、５・・・終端パターン発生部、６・・・グランドピン
接続部、Ａ・・・配線格子、Ｂ・・・信号配線パターン
、Ｃ・・・遮蔽パターン、Ｄ・・・ビア、Ｅ・・・ビン
、Ｆ・・・終端パターン、Ｇ・・・グランドピン、Ｈ・
・・グランド配線パターン。FIG. 1, FIG. 2, and FIG. 3 are diagrams showing one embodiment of the present invention. 1... Wiring section data section, 2... Signal wiring control section,
3... Wiring route exploration part, 4... Shield pattern generation part, 5... Termination pattern generation part, 6... Ground pin connection part, A... Wiring grid, B... Signal wiring pattern , C... Shield pattern, D... Via, E... Bin, F... Termination pattern, G... Ground pin, H...
...Ground wiring pattern.

Claims (1)

【特許請求の範囲】[Claims] 　基板上に設定された配線格子に基づいて結線を要する
区間の配線経路の探索を行う配線経路探索装置において
、信号配線パターンを発生する手段と、前記信号配線パ
ターンと平行な遮蔽パターンを発生する手段と、前記信
号配線パターンの両側に発生された前記遮蔽パターン間
を結ぶ終端パターンを発生する手段と、前記遮蔽パター
ンとグランドピンとを結線する手段とを有することを特
徴とする配線経路探索装置。In a wiring route search device that searches for a wiring route in a section requiring connection based on a wiring grid set on a board, means for generating a signal wiring pattern, and means for generating a shielding pattern parallel to the signal wiring pattern. A wiring route searching device comprising: a means for generating a termination pattern connecting the shielding patterns generated on both sides of the signal wiring pattern; and a means for connecting the shielding pattern and a ground pin.
JP2266737A 1990-10-04 1990-10-04 Wiring path searcher Pending JPH04142673A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2266737A JPH04142673A (en) 1990-10-04 1990-10-04 Wiring path searcher

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2266737A JPH04142673A (en) 1990-10-04 1990-10-04 Wiring path searcher

Publications (1)

Publication Number Publication Date
JPH04142673A true JPH04142673A (en) 1992-05-15

Family

ID=17434999

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2266737A Pending JPH04142673A (en) 1990-10-04 1990-10-04 Wiring path searcher

Country Status (1)

Country Link
JP (1) JPH04142673A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08171578A (en) * 1994-12-19 1996-07-02 Nec Corp Circuit diagram cad system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08171578A (en) * 1994-12-19 1996-07-02 Nec Corp Circuit diagram cad system

Similar Documents

Publication Publication Date Title
JP3608832B2 (en) Automatic wiring method and automatic wiring apparatus
JPH055772A (en) Printed-circuit board test system
JPH04142673A (en) Wiring path searcher
JP2000019224A (en) Test method for printed circuit board
JP2621506B2 (en) Trim data generation method
JP2006293701A (en) Net display program and net display method
JPH0744359B2 (en) Component mounting method
JP3018714B2 (en) CAD equipment
JP2916161B2 (en) Printed circuit board pattern inspection equipment
JPH04566A (en) Conductive land position determining system
JP3030935B2 (en) Automatic wiring method for wiring equipment for surface mounting
JP2000207438A (en) Printed wiring board design supporting device
JP2969836B2 (en) Component placement method for printed circuit board CAD device
JPH03113575A (en) Generation system for mounting components wiring information
JPH05266137A (en) Arrangement design assisting device
JP2853644B2 (en) Printed wiring board design equipment
KR100254261B1 (en) Method of translating CAD data into data for part mounter
JP2940124B2 (en) Substrate CAD system
JPH01192195A (en) Printed board terminal lead-out pattern generating system
JPH06274571A (en) Automatic wiring processing system in printed board design supporting system
JP2864679B2 (en) Placement prohibited area determination method by component placement
JPH0773238A (en) Unwanted land deletion system
JPH0525346B2 (en)
JP2000155768A (en) Wiring route display method
JPS635794B2 (en)