JPH0412690Y2 - - Google Patents

Info

Publication number
JPH0412690Y2
JPH0412690Y2 JP1987019079U JP1907987U JPH0412690Y2 JP H0412690 Y2 JPH0412690 Y2 JP H0412690Y2 JP 1987019079 U JP1987019079 U JP 1987019079U JP 1907987 U JP1907987 U JP 1907987U JP H0412690 Y2 JPH0412690 Y2 JP H0412690Y2
Authority
JP
Japan
Prior art keywords
support plate
chip
power transistor
semiconductor chip
mounting hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1987019079U
Other languages
English (en)
Japanese (ja)
Other versions
JPS63127142U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987019079U priority Critical patent/JPH0412690Y2/ja
Publication of JPS63127142U publication Critical patent/JPS63127142U/ja
Application granted granted Critical
Publication of JPH0412690Y2 publication Critical patent/JPH0412690Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H01L2224/48139Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous wire daisy chain
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
JP1987019079U 1987-02-12 1987-02-12 Expired JPH0412690Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987019079U JPH0412690Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-02-12 1987-02-12

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987019079U JPH0412690Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-02-12 1987-02-12

Publications (2)

Publication Number Publication Date
JPS63127142U JPS63127142U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-08-19
JPH0412690Y2 true JPH0412690Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-03-26

Family

ID=30813351

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987019079U Expired JPH0412690Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-02-12 1987-02-12

Country Status (1)

Country Link
JP (1) JPH0412690Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Also Published As

Publication number Publication date
JPS63127142U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-08-19

Similar Documents

Publication Publication Date Title
TWI450373B (zh) 雙側冷卻整合功率裝置封裝及模組,以及製造方法
US5900582A (en) Lead frame including frame-cutting slit for lead-on-chip (LOC) semiconductor device and semiconductor device incorporating the lead frame
JP3161128B2 (ja) リード・オン・チップ半導体素子およびその製造方法
US8564049B2 (en) Flip chip contact (FCC) power package
KR940010546B1 (ko) 반도체장치
US20030178719A1 (en) Enhanced thermal dissipation integrated circuit package and method of manufacturing enhanced thermal dissipation integrated circuit package
US20090127677A1 (en) Multi-Terminal Package Assembly For Semiconductor Devices
US20250125227A1 (en) Power module and related methods
US5808872A (en) Semiconductor package and method of mounting the same on circuit board
JPH0412690Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP3655338B2 (ja) 樹脂封止型半導体装置及びその製造方法
JPH05291489A (ja) 樹脂封止型半導体装置
JPS62241355A (ja) 半導体装置
JP2677242B2 (ja) 半導体装置及びその製造方法
JPH11176856A (ja) 半導体装置の製造方法
JPH07176664A (ja) 半導体装置およびその製造方法
US9337132B2 (en) Methods and configuration for manufacturing flip chip contact (FCC) power package
JPH0817975A (ja) 半導体装置
JPH08148647A (ja) 半導体装置
JPS63293928A (ja) 電子装置
JP3470690B2 (ja) リードフレーム、半導体装置製造用成形金型、半導体装置及び半導体装置の製造方法
JP2660732B2 (ja) 半導体装置
JPH0732216B2 (ja) 半導体装置
JP3670636B2 (ja) 電子部品を実装した電子装置
JPH10200023A (ja) 半導体装置