JPH04115523A - Flattening method of resist film - Google Patents

Flattening method of resist film

Info

Publication number
JPH04115523A
JPH04115523A JP23333590A JP23333590A JPH04115523A JP H04115523 A JPH04115523 A JP H04115523A JP 23333590 A JP23333590 A JP 23333590A JP 23333590 A JP23333590 A JP 23333590A JP H04115523 A JPH04115523 A JP H04115523A
Authority
JP
Japan
Prior art keywords
resist film
resist
development
wide
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP23333590A
Other languages
Japanese (ja)
Inventor
Takeshi Uesugi
毅 上杉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP23333590A priority Critical patent/JPH04115523A/en
Publication of JPH04115523A publication Critical patent/JPH04115523A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To enable a number of processes to be reduced by removing a thin resist film on a wide projected part and then developing utilizing difference of eluation speed to a developing liquid so that the resist film remains within a narrow recessed part. CONSTITUTION:A photoresist 12 is rotationally coated on a substrate 11 with recessed and projected stage differences by a same film thickness as a wide recessed part stage difference and this photoresist 12 is exposed by using a photo mask 13. At this time, a wide recessed part on the substrate 11 becomes a non-exposed part and a resist pattern 14 with a film thickness which is as high as the recessed part stage difference is formed when performing development. This development is performed by controlling development conditions so that eluation speed to a development liquid of the resist film within a narrow recessed part becomes smaller than that to a development liquid of the resist film on a wide projecting part, the resist film onto a wide projected part is eliminated, and then a resist film 15 is left within a narrow recessed part. After this, a resist film 16 is formed, thus enabling the number of processed to be reduced.

Description

【発明の詳細な説明】 (産業上の利用分野) この発明は、凹凸段差を存する基板上に平坦なレジスト
*Mを形成するレジス)IIIの平坦化方法に関するも
のである。
DETAILED DESCRIPTION OF THE INVENTION (Field of Industrial Application) The present invention relates to a method for planarizing resist III for forming a flat resist *M on a substrate having uneven steps.

(従来の技術) 従来、回路の高集積化に伴い、微細パターン形成に関す
る技術的要請が益々厳しくなりつつある。
(Prior Art) As circuits become more highly integrated, technical requirements regarding fine pattern formation are becoming increasingly strict.

基板表面に凹凸の段差を有する場合、その段差部分で導
体層の断線やショートを発生させたり、露光による微細
なレジストパターン形成時においては、十分なフォーカ
スマージンが確保できないために、解像不良等を発生さ
せたりする。
If the substrate surface has uneven steps, the steps may cause disconnections or short circuits in the conductor layer, and when forming fine resist patterns by exposure, insufficient focus margin may be secured, resulting in poor resolution, etc. to occur.

このような問題点を解決し、微細パターンを形成するた
めに、基板表面の凹凸段差をなくす平坦化の技術的改香
が、現11各方面で精力的に行われている。
In order to solve these problems and form fine patterns, technical improvements in planarization that eliminate unevenness and steps on the surface of a substrate are currently being actively pursued in eleven different fields.

従来、平坦なレジスト膜形成方法では、例えば、特開昭
64−74723号公報により開示されたものがあり、
第2図はその工程断面図である。
Conventionally, as a method for forming a flat resist film, for example, there is a method disclosed in Japanese Patent Application Laid-open No. 74723/1983.
FIG. 2 is a sectional view of the process.

この第2図(A)のような凹凸段差を有する基板1にお
いて、第2図(B)のように幅の広い凹部1aにレジス
トパターン2を形成し、幅の広い凹部1aの幅を所望の
幅板下とする。
In the substrate 1 having uneven steps as shown in FIG. 2(A), a resist pattern 2 is formed in the wide recess 1a as shown in FIG. 2(B), and the width of the wide recess 1a is adjusted to a desired width. Under the width board.

次に、第2図(C)に示すように、第1のレジスト薄膜
3の形成後、エッチバックにより第2図(D)のように
基板1上に突出している第1のレジスト薄膜3をすべて
除去する。第1のレジスト薄膜3をエッチバックして、
第2図(D)の状態にした段階で表面上の段差は軽減さ
れており、さらにこの上に第2のレジスト薄膜としての
レジスト膜4を形成して第2図(E)に示すような非常
に平坦で均一なレジスト膜を形成する。
Next, as shown in FIG. 2(C), after forming the first resist thin film 3, the first resist thin film 3 protruding onto the substrate 1 as shown in FIG. 2(D) is removed by etching back. Remove everything. Etch back the first resist thin film 3,
At the stage shown in FIG. 2(D), the level difference on the surface has been reduced, and a resist film 4 as a second resist thin film is further formed on this, resulting in the state shown in FIG. 2(E). Forms a very flat and uniform resist film.

(発明が解決しようとする課題) しかしながら、以上述べた平坦なレジスト薄膜の形成方
法では、以下に列挙するごとき問題点があった・ (1)  レジストパターン2を基板1の幅の広い凹部
】aに露光の第1工程と現像の第2工程を必要とする。
(Problems to be Solved by the Invention) However, the method for forming a flat resist thin film described above has the following problems: requires a first step of exposure and a second step of development.

(2)  このようにして形成したレジストパターン2
を形成した基板1上に、第1のレジスト薄膜3を塗布に
より形成する第3工程を要する。
(2) Resist pattern 2 formed in this way
A third step is required in which a first resist thin film 3 is formed by coating on the substrate 1 on which the resist film 3 is formed.

(3)  前記により形成した第1のレジスト薄膜3を
エッチバックして除去する工・ノチング工程による第4
工程を要する。
(3) A fourth process of etching back and removing the first resist thin film 3 formed as described above and a notching process.
It requires a process.

(4)  このエッチバックした第1のレジスト薄膜3
上に第2のレジスト薄膜となるレジスト膜4を形成する
塗布工程第5工程を要する。
(4) This etched back first resist thin film 3
A fifth coating step is required to form a resist film 4 serving as a second resist thin film thereon.

といったように、工程数が多くなるため、スループット
の点で問題があった。
As the number of steps increases, there is a problem in terms of throughput.

この発明は前記従来技術が持っている問題点のうち、工
程数が多く、スループットが悪くなったりするという点
について解決したレジスト膜の平坦化方法を提供するも
のである。
The present invention provides a method for planarizing a resist film that solves the problems of the prior art, including the large number of steps and poor throughput.

(課題を解決するための手段) この発明は前記問題点を解決するために、レジスト膜の
平坦化方法において、露光および現像により基板上の幅
広い凹部にレジストパターンを形成すると同時ムこ、こ
の現像時において、幅広い凸部上のレジスト薄膜の現像
液への溶出速度と幅狭い凹部のレジスト薄膜の現像液へ
の溶出速度との差を利用して、幅狭い凹部内にレジスト
薄膜を残膜させる工程とを導入したものである。
(Means for Solving the Problems) In order to solve the above-mentioned problems, the present invention provides a method for flattening a resist film, in which a resist pattern is formed in a wide recess on a substrate by exposure and development, and the development process is performed at the same time. Sometimes, the resist thin film remains in the narrow recesses by taking advantage of the difference between the elution speed of the resist thin film on the wide convex parts into the developer and the elution speed of the resist thin film on the narrow recesses into the developer. This is the introduction of the process.

この発明によれば、レジスト膜の平坦化方法において、
以上のような工程を導入したので、露光と現像により基
板上の幅広い凹部にレジストパターンを形成すると同時
に、この現像時に幅広い凸部上のレジス)ff膜の現像
液への溶出速度の方が幅狭い凹部のレジスト薄膜の現像
液への溶出速度よりも速いから、幅広い凸部上のレジス
ト薄膜の方が先に除去され、幅狭い凹部内のレジスト薄
膜が残存することになり、したがって、前記問題点を除
去できる。
According to this invention, in the method for flattening a resist film,
By introducing the process described above, a resist pattern is formed in the wide concave portions on the substrate by exposure and development, and at the same time, during this development, the dissolution rate of the resist ()ff film on the wide convex portions into the developer is faster than that in the developing solution. Since the elution rate of the thin resist film in the narrow concave portions into the developer is faster, the thin resist film on the wide convex portions is removed first, leaving the thin resist film in the narrow concave portions, thus solving the problem described above. Points can be removed.

(実施例) 以下、この発明のレジスト膜の平坦化方法の実施例につ
いて図面に基づき説明する。第1図(A)ないし第1図
(C) はその一実施例の工程断面図である。
(Example) Hereinafter, an example of the method for flattening a resist film of the present invention will be described based on the drawings. FIG. 1(A) to FIG. 1(C) are process cross-sectional views of one embodiment.

まず、第1図(A)に示すように、凹凸段差を有する基
板ll上にフォトレジスト12、例えば、ポジ型ノボラ
ック系フォトレジストHPR−204(富士ハント社製
)を幅広い凹部段差と同じ高さの膜厚だけ回転塗布し、
このフオトレジス)12をフォトマスク13を用いて露
光する。
First, as shown in FIG. 1(A), a photoresist 12, for example, a positive novolak photoresist HPR-204 (manufactured by Fuji Hunt Co., Ltd.) is placed on a substrate 11 having uneven steps at the same height as the wide recessed steps. Rotate the coating to a film thickness of
This photoresist 12 is exposed using a photomask 13.

この時、基板11上の幅広い凹部は未露光部となり、現
像時には第1図(B)に示すように、凹部段差と同じ高
さの膜厚を有するレジストパターン14が形成される。
At this time, the wide recesses on the substrate 11 become unexposed parts, and during development, a resist pattern 14 having the same height as the step height of the recesses is formed as shown in FIG. 1(B).

この現像は有機アルカリ水溶液であるTMAH水溶液を
用いて行うが、幅広い凸部上のレジスト膜の現像液への
溶出速度よりも幅狭い凹部内のレジスト膜の現像液への
溶出速度の方が小さくなるように、現像条件を制御する
ことによって、幅広い凸部上のレジスト膜を除去し、幅
狭い凹部内にレジスト膜15を残膜させることができる
This development is performed using a TMAH aqueous solution, which is an organic alkaline aqueous solution, but the elution rate of the resist film in the narrow concave portions into the developer is smaller than the elution rate of the resist film on the wide convex portions into the developer. By controlling the development conditions, it is possible to remove the resist film on the wide convex portions and leave the resist film 15 in the narrow concave portions.

つまり、幅狭い凹部内のレジストと幅広い凸部上のレジ
ストの現像液への溶出速度の差を大きくすることによっ
て、選択的に輻狭い凹部内にレジストを残存させること
ができる。
That is, by increasing the difference in elution rate into the developer between the resist in the narrow concave portion and the resist on the wide convex portion, the resist can be selectively left in the narrow concave portion.

このような現像条件としては、現像液として、レジスト
の溶出が現像液の拡散律速になるような希薄濃度のもの
を用いるのが有効であり、TMAHI度として、0.1
〜1%程が特に効果的である。
As for such development conditions, it is effective to use a developer with a dilute concentration such that the elution of the resist becomes the diffusion rate-determining rate of the developer, and the TMAHI degree is 0.1.
About 1% is particularly effective.

また、現像法は前記の溶出速度の差を大きくさせるよう
に現像液を攪拌させない静止デイプ方法が最適である。
Further, as the developing method, a static dip method is optimal in which the developing solution is not stirred so as to increase the difference in elution rate.

(発明の効果) 以上詳細に説明したように、この発明によれば、露光お
よび現像により基板上の幅広い凹部にレジストパターン
を形成すると同時に、この現像時において、幅広い凸部
上のレジスト薄膜を除去し、かつ幅狭い凹部内にレジス
ト膜が残膜するように、現像液への溶出速度の差を利用
して現像するようにしたので、工程数を少なくしても優
れた平坦なレジスト膜が形成できるといった効果が期待
できる。
(Effects of the Invention) As described above in detail, according to the present invention, a resist pattern is formed in a wide concave portion on a substrate by exposure and development, and at the same time, during this development, a thin resist film on a wide convex portion is removed. In addition, the development takes advantage of the difference in the rate of elution into the developer so that the resist film remains in the narrow recesses, so an excellent flat resist film can be obtained even with a reduced number of steps. It can be expected to have the effect of being able to form.

【図面の簡単な説明】[Brief explanation of drawings]

第1図(It)ないし第1図(C) はこの発明のレジ
スト膜の平坦化方法の一実施例の工程断面図、第2図(
八)ないし第2図(E)は従来の平坦なレジスト膜形成
方法の工程断面図である。 11・・・基手反、12・・・レジスト、13・・・フ
ォトマスク、14・・・レジストパターン、15・・・
レジスト膜、 16・・・有機レジス ト膜。 本発明の工程助命図 第1図 従来の工社助面図 第2図
FIG. 1(It) to FIG. 1(C) are process cross-sectional views of an embodiment of the resist film planarization method of the present invention, and FIG.
8) to 2(E) are process cross-sectional views of a conventional method for forming a flat resist film. DESCRIPTION OF SYMBOLS 11... Base plate, 12... Resist, 13... Photomask, 14... Resist pattern, 15...
Resist film, 16... Organic resist film. Figure 1 of the process diagram of the present invention Figure 2 of the conventional process diagram

Claims (1)

【特許請求の範囲】 (a)露光および現像により、基板上の幅広い凹部にレ
ジストパターンを形成すると同時に、この現像時におい
て、上記基板の幅の広い凸部上のレジスト薄膜を除去し
、かつ上記基板の幅の狭い凹部内にレジスト薄膜が残膜
するように、現像液への溶出速度差を利用して現像する
工程と、 (b)上記現像後に、所望の膜厚だけ有機レジスト膜を
塗布することにより、平坦なレジスト薄膜を形成する工
程と、 よりなるレジスト膜の平坦化方法。
[Scope of Claims] (a) A resist pattern is formed in the wide concave portions of the substrate by exposure and development, and at the same time, during this development, the resist thin film on the wide convex portions of the substrate is removed, and (b) After the above development, apply an organic resist film to a desired thickness so that a thin resist film remains in the narrow recesses of the substrate using the difference in elution rate to the developer. A method for flattening a resist film, comprising: a step of forming a flat resist thin film; and a method for flattening a resist film.
JP23333590A 1990-09-05 1990-09-05 Flattening method of resist film Pending JPH04115523A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23333590A JPH04115523A (en) 1990-09-05 1990-09-05 Flattening method of resist film

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23333590A JPH04115523A (en) 1990-09-05 1990-09-05 Flattening method of resist film

Publications (1)

Publication Number Publication Date
JPH04115523A true JPH04115523A (en) 1992-04-16

Family

ID=16953539

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23333590A Pending JPH04115523A (en) 1990-09-05 1990-09-05 Flattening method of resist film

Country Status (1)

Country Link
JP (1) JPH04115523A (en)

Similar Documents

Publication Publication Date Title
JP2723476B2 (en) Method for manufacturing phase inversion mask
JP4206669B2 (en) Etching pattern forming method
US5885756A (en) Methods of patterning a semiconductor wafer having an active region and a peripheral region, and patterned wafers formed thereby
JPH04115523A (en) Flattening method of resist film
WO1983003485A1 (en) Electron beam-optical hybrid lithographic resist process
KR100810422B1 (en) Method of forming pattern in a semiconductor device
KR100365751B1 (en) Method for forming contact hole in semiconductor device
JP2002237440A (en) Resist pattern forming method and fine pattern forming method
JP4267298B2 (en) Manufacturing method of semiconductor device
KR0179339B1 (en) Method of forming photoresist pattern
US6258490B1 (en) Transmission control mask utilized to reduce foreshortening effects
JPS61121436A (en) Method for developing resist
KR20000045425A (en) Method for fabricating fine pattern
KR100309089B1 (en) Method for forming fine pattern of semiconductor device
JPH01239928A (en) Formation of pattern
KR20050066895A (en) Method for fabricating fine contact hole
KR100358161B1 (en) Method for manufacturing semiconductor device
KR950012541B1 (en) Method of forming micro pattern of semiconductor device
KR100476378B1 (en) How to remove resist pattern formed by top surface image process
JP4421706B2 (en) Method for manufacturing metal part having plating pattern on surface
KR20030037927A (en) Method for forming the reticle bit line bottom plug of semiconductor device
JPS60106132A (en) Formation of pattern
JPS646448B2 (en)
KR19990056767A (en) Photosensitive film application method
JPH02183517A (en) Forming fine pattern