JPH0373032U - - Google Patents

Info

Publication number
JPH0373032U
JPH0373032U JP13454089U JP13454089U JPH0373032U JP H0373032 U JPH0373032 U JP H0373032U JP 13454089 U JP13454089 U JP 13454089U JP 13454089 U JP13454089 U JP 13454089U JP H0373032 U JPH0373032 U JP H0373032U
Authority
JP
Japan
Prior art keywords
preset memory
frequency data
simultaneous
receiver
preset
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13454089U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP13454089U priority Critical patent/JPH0373032U/ja
Publication of JPH0373032U publication Critical patent/JPH0373032U/ja
Pending legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの考案の1つの実施例に係るプリセ
ツトメモリ付受信機を示すブロツク図、第2図は
第1図中のマイクロコンピユータのRAMに格納
されたデータの説明図、第3図は第1図中のマイ
クロコンピユータの動作を示すフローチヤート、
第4図は2つのチヤンネルキーの同時操作の判断
タイミングを説明する説明図、第5図は第3図の
変形例を示すフローチヤート、第6図は第3図の
他の変形例を示すフローチヤートである。 主な符号の説明、12……周波数シンセサイザ
式受信部、14……マイクロコンピユータ、18
……操作部、22,24,26……チヤンネルキ
ー、32……メモリキー。
FIG. 1 is a block diagram showing a receiver with preset memory according to one embodiment of this invention, FIG. 2 is an explanatory diagram of data stored in the RAM of the microcomputer in FIG. 1, and FIG. A flowchart showing the operation of the microcomputer in FIG.
FIG. 4 is an explanatory diagram explaining the timing of determining whether to operate two channel keys simultaneously, FIG. 5 is a flowchart showing a modification of FIG. 3, and FIG. 6 is a flowchart showing another modification of FIG. 3. It's a chat. Explanation of main symbols, 12...Frequency synthesizer type receiving unit, 14...Microcomputer, 18
...Operation unit, 22, 24, 26...Channel key, 32...Memory key.

Claims (1)

【実用新案登録請求の範囲】 (1) 同調制御信号に基づき電子同調を行う周波
数シンセサイザ式受信手段と、プリセツト受信用
の周波数データを複数チヤンネル分記憶するプリ
セツトメモリと、チヤンネル別に設けられたチヤ
ンネル選択操作手段と、プリセツトメモリへの書
き込みモードを設定する書き込みモード設定操作
手段と、を含むプリセツトメモリ付受信機におい
て、 チヤンネル選択操作手段に対する2つの同時操
作を検出する同時操作検出手段と、 同時操作検出手段で同時操作が検出されたとき
、同時操作された2つのチヤンネル間でプリセツ
トメモリの周波数データを相互交換させる周波数
データ相互交換手段と、 を設けたことを特徴とするプリセツトメモリ付受
信機。 (2) 周波数データ交換手段は、同時操作検出手
段で同時操作が検出され、かつ、書き込みモード
設定操作手段が操作されたときに周波数データの
相互交換を行うようにしたこと、を特徴とする請
求項1記載のプリセツトメモリ付受信機。
[Claims for Utility Model Registration] (1) Frequency synthesizer receiving means that performs electronic tuning based on a tuning control signal, a preset memory that stores frequency data for multiple channels for preset reception, and channels provided for each channel. In a receiver with a preset memory including a selection operation means and a write mode setting operation means for setting a writing mode to the preset memory, a simultaneous operation detection means for detecting two simultaneous operations on the channel selection operation means; A preset memory comprising: frequency data interchange means for mutually exchanging frequency data in the preset memory between two simultaneously operated channels when simultaneous operations are detected by the simultaneous operation detection means. Receiver with. (2) A claim characterized in that the frequency data exchange means mutually exchanges frequency data when simultaneous operations are detected by the simultaneous operation detection means and the writing mode setting operation means is operated. The receiver with preset memory according to item 1.
JP13454089U 1989-11-20 1989-11-20 Pending JPH0373032U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13454089U JPH0373032U (en) 1989-11-20 1989-11-20

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13454089U JPH0373032U (en) 1989-11-20 1989-11-20

Publications (1)

Publication Number Publication Date
JPH0373032U true JPH0373032U (en) 1991-07-23

Family

ID=31681871

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13454089U Pending JPH0373032U (en) 1989-11-20 1989-11-20

Country Status (1)

Country Link
JP (1) JPH0373032U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR200464945Y1 (en) * 2012-09-27 2013-01-24 엘프 주식회사 SmartPhone Protection Case System For Performing Shortcut Dialing Function In Smartphone By Bluetooth Communication

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR200464945Y1 (en) * 2012-09-27 2013-01-24 엘프 주식회사 SmartPhone Protection Case System For Performing Shortcut Dialing Function In Smartphone By Bluetooth Communication

Similar Documents

Publication Publication Date Title
JPH0373032U (en)
JPS6237445U (en)
JPH02143837U (en)
JPS6448929U (en)
JPS63159924U (en)
JP3299232B2 (en) Wireless keyboard ID registration method
JPS62146324U (en)
JPH02111982U (en)
JPH01132137U (en)
JPS63182145U (en)
JPS61189635U (en)
JPH01173839U (en)
JPH0344943U (en)
JPS61133884U (en)
JPH02104475U (en)
JPH02149451U (en)
JPH0398530U (en)
JPH02141141U (en)
JPS60174982U (en) Vending machine data setting device
JPH0296686U (en)
JPH0344942U (en)
JPS6137627U (en) Receiving machine
JPH0273289U (en)
JPS64130U (en)
JPS5885225U (en) key input device