JPH0370651U - - Google Patents
Info
- Publication number
- JPH0370651U JPH0370651U JP4193689U JP4193689U JPH0370651U JP H0370651 U JPH0370651 U JP H0370651U JP 4193689 U JP4193689 U JP 4193689U JP 4193689 U JP4193689 U JP 4193689U JP H0370651 U JPH0370651 U JP H0370651U
- Authority
- JP
- Japan
- Prior art keywords
- section
- ram
- microprogram
- main memory
- map
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Description
第１図はこの発明の一実施例による計算機を示
す構成図、第２図はこの発明の計算機におけるマ
イクロプログラムの処理シーケンスのフローチヤ
ート、第３図は従来の計算機の構成図、第４図は
従来の計算機におけるマイクロプログラムの処理
シーケンスのフローチヤートである。
図において、１は主記憶部、１ａはスタート・
アツプＲＯＭ部、１ｂは主記憶ＲＡＭ部、２はマ
イクロＲＯＭ部、３は中央演算処理部、４はマツ
プＲＯＭ部、５はセレクタ、６はマイクロＲＡＭ
部、７はマツプＲＡＭ部である。なお、図中、同
一あるいは相当部分には同一符号を付して示して
ある。
FIG. 1 is a block diagram showing a computer according to an embodiment of the present invention, FIG. 2 is a flowchart of a microprogram processing sequence in the computer of the present invention, FIG. 3 is a block diagram of a conventional computer, and FIG. 1 is a flowchart of a microprogram processing sequence in a conventional computer. In the figure, 1 is the main memory, 1a is the start
Up ROM section, 1b is main memory RAM section, 2 is micro ROM section, 3 is central processing section, 4 is map ROM section, 5 is selector, 6 is micro RAM
Section 7 is a map RAM section. In the drawings, the same or corresponding parts are designated by the same reference numerals.
補正 平２．１２．２７
図面の簡単な説明を次のように補正する。
明細書第９頁１９行目、２０行目に「発明」と
あるのを「考案」と補正する。Amendment 12/27/2012 The brief description of the drawing is amended as follows. The phrase "invention" on page 9, lines 19 and 20 of the specification is amended to read "device."
Claims (1)
シタート・アツプＲＯＭ部とこのスタート・アツ
プＲＯＭ部より転送された上記プログラムを実行
する主記憶ＲＡＭ部より構成されている主記憶部
と、上記主記憶部より呼び出された命令を実行し
、演算能力を持つている中央演算処理部と、その
中央演算処理部に対して処理シーケンスを収納し
てあるマイクロＲＡＭ部と、上記マイクロＲＡＭ
部に対して、その命令の処理すべきマイクロプロ
グラムの開始アドレスが収納されているマツプＲ
ＡＭ部と、上記中央演算処理部の演算結果または
上記マツプＲＡＭ部の出力した開始アドレスかを
選択するセレクタを備えた計算機において、上記
スタート・アツプＲＯＭ部より上記プログラムを
主記憶ＲＡＭ部に転送すると同時にマイクロプロ
グラム処理シーケンスに必要なマツプアドレス及
びマイクロプログラムを各々上記マツプＲＡＭ部
とマイクロＲＡＭ部に転送することによつて、上
記主記憶部より呼び出された命令を処理すること
ができ、またプログラムとマイクロプログラム及
び開始アドレスを同一の記憶部としてスタート・
アツプＲＯＭ部に保持する手段を設けたことを特
徴とする計算機。 a main memory section consisting of a start-up ROM section that stores a program that performs a predetermined job and a main memory RAM section that executes the program transferred from the start-up ROM section; A central processing unit that executes instructions called by the central processing unit and has arithmetic capabilities, a micro RAM unit that stores processing sequences for the central processing unit, and the micro RAM
map R that stores the start address of the microprogram that should process that instruction.
In a computer equipped with an AM section and a selector for selecting either the calculation result of the central processing section or the start address output from the map RAM section, when the program is transferred from the start-up ROM section to the main memory RAM section. At the same time, by transferring the map address and microprogram necessary for the microprogram processing sequence to the map RAM section and micro RAM section, respectively, the instructions called from the main memory section can be processed, and the program and Start the microprogram and start address in the same storage area.
A computer characterized in that a storage means is provided in an up-ROM section.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4193689U JPH0370651U (en) | 1989-04-10 | 1989-04-10 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4193689U JPH0370651U (en) | 1989-04-10 | 1989-04-10 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0370651U true JPH0370651U (en) | 1991-07-16 |
Family
ID=31553033
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4193689U Pending JPH0370651U (en) | 1989-04-10 | 1989-04-10 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0370651U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2001095775A1 (en) * | 2000-06-14 | 2001-12-20 | Matsushita Electric Industrial Co., Ltd. | Rice scoop |
-
1989
- 1989-04-10 JP JP4193689U patent/JPH0370651U/ja active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2001095775A1 (en) * | 2000-06-14 | 2001-12-20 | Matsushita Electric Industrial Co., Ltd. | Rice scoop |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0370651U (en) | ||
| JPS5534774A (en) | Information processing unit | |
| JPH02130040U (en) | ||
| JPH02130039U (en) | ||
| JPH02108159U (en) | ||
| JPS62134148U (en) | ||
| JPS6281246U (en) | ||
| JPH02138344U (en) | ||
| JPS6452004U (en) | ||
| KR960002031A (en) | Communication device and method between multiple processors having master or slave relationship | |
| JPS6343258U (en) | ||
| JPS6273335A (en) | Stack control system | |
| JPS6154542A (en) | Task control system | |
| JPH0363730A (en) | Method for activating routine in master process | |
| JPH02138343U (en) | ||
| JPH0242133U (en) | ||
| JPS6380603U (en) | ||
| JPH02143603U (en) | ||
| JPS62183208U (en) | ||
| JPH01116802U (en) | ||
| JPS6251403U (en) | ||
| JPS61196333A (en) | External subroutine system | |
| JPS6378255A (en) | Execution system for program | |
| JPH0350206U (en) | ||
| JPS63171854U (en) |