JPH0367432U - - Google Patents

Info

Publication number
JPH0367432U
JPH0367432U JP1989128972U JP12897289U JPH0367432U JP H0367432 U JPH0367432 U JP H0367432U JP 1989128972 U JP1989128972 U JP 1989128972U JP 12897289 U JP12897289 U JP 12897289U JP H0367432 U JPH0367432 U JP H0367432U
Authority
JP
Japan
Prior art keywords
semiconductor device
cell
transistor
terminals
width direction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1989128972U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1989128972U priority Critical patent/JPH0367432U/ja
Publication of JPH0367432U publication Critical patent/JPH0367432U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/4813Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP1989128972U 1989-11-02 1989-11-02 Pending JPH0367432U (US20100292554A1-20101118-C00004.png)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1989128972U JPH0367432U (US20100292554A1-20101118-C00004.png) 1989-11-02 1989-11-02

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1989128972U JPH0367432U (US20100292554A1-20101118-C00004.png) 1989-11-02 1989-11-02

Publications (1)

Publication Number Publication Date
JPH0367432U true JPH0367432U (US20100292554A1-20101118-C00004.png) 1991-07-01

Family

ID=31676641

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1989128972U Pending JPH0367432U (US20100292554A1-20101118-C00004.png) 1989-11-02 1989-11-02

Country Status (1)

Country Link
JP (1) JPH0367432U (US20100292554A1-20101118-C00004.png)

Similar Documents

Publication Publication Date Title
JPH0367432U (US20100292554A1-20101118-C00004.png)
JPH0463157U (US20100292554A1-20101118-C00004.png)
JPS6422046U (US20100292554A1-20101118-C00004.png)
JPH044767U (US20100292554A1-20101118-C00004.png)
JPS6280345U (US20100292554A1-20101118-C00004.png)
JPH024258U (US20100292554A1-20101118-C00004.png)
JPS62122359U (US20100292554A1-20101118-C00004.png)
JPH0459945U (US20100292554A1-20101118-C00004.png)
JPH0345656U (US20100292554A1-20101118-C00004.png)
JPS6289157U (US20100292554A1-20101118-C00004.png)
JPS63197353U (US20100292554A1-20101118-C00004.png)
JPS6117744U (ja) Lsiパツケ−ジ
JPH0313754U (US20100292554A1-20101118-C00004.png)
JPH01107156U (US20100292554A1-20101118-C00004.png)
JPS6234434U (US20100292554A1-20101118-C00004.png)
JPS6117756U (ja) 半導体装置
JPS5956760U (ja) 半導体集積回路
JPS6343432U (US20100292554A1-20101118-C00004.png)
JPH0472627U (US20100292554A1-20101118-C00004.png)
JPS6387838U (US20100292554A1-20101118-C00004.png)
JPH0332425U (US20100292554A1-20101118-C00004.png)
JPH01145130U (US20100292554A1-20101118-C00004.png)
JPS60137435U (ja) 半導体装置
JPH0471019U (US20100292554A1-20101118-C00004.png)
JPS6316460U (US20100292554A1-20101118-C00004.png)