JPH036741U - - Google Patents

Info

Publication number
JPH036741U
JPH036741U JP6721189U JP6721189U JPH036741U JP H036741 U JPH036741 U JP H036741U JP 6721189 U JP6721189 U JP 6721189U JP 6721189 U JP6721189 U JP 6721189U JP H036741 U JPH036741 U JP H036741U
Authority
JP
Japan
Prior art keywords
bus
counting
arbitration circuit
counting means
master
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6721189U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP6721189U priority Critical patent/JPH036741U/ja
Publication of JPH036741U publication Critical patent/JPH036741U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
JP6721189U 1989-06-08 1989-06-08 Pending JPH036741U (enrdf_load_stackoverflow)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6721189U JPH036741U (enrdf_load_stackoverflow) 1989-06-08 1989-06-08

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6721189U JPH036741U (enrdf_load_stackoverflow) 1989-06-08 1989-06-08

Publications (1)

Publication Number Publication Date
JPH036741U true JPH036741U (enrdf_load_stackoverflow) 1991-01-23

Family

ID=31600586

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6721189U Pending JPH036741U (enrdf_load_stackoverflow) 1989-06-08 1989-06-08

Country Status (1)

Country Link
JP (1) JPH036741U (enrdf_load_stackoverflow)

Similar Documents

Publication Publication Date Title
US5923859A (en) Dual arbiters for arbitrating access to a first and second bus in a computer system having bus masters on each bus
US4730268A (en) Distributed bus arbitration for a multiprocessor system
DE69634182T2 (de) Direktspeicherzugriffssteuerung mit programmierbarer Zeitsteuerung
DE69628609T2 (de) Distribuiertes Pipeline-Busarbitrierungssystem
US4901234A (en) Computer system having programmable DMA control
EP0665500A1 (en) Bus master arbitration circuitry with retry mechanism
EP0665501A1 (en) Bus master arbitration circuitry with retry mechanism
JPH06236329A (ja) デッドロック検出およびマスキング装置
CA2051177A1 (en) Bus master with antilockup and no idle bus cycles
JPH036741U (enrdf_load_stackoverflow)
JPH0696014A (ja) バス使用優先順位制御装置
JPH01178646U (enrdf_load_stackoverflow)
JPH03116449U (enrdf_load_stackoverflow)
JP2742135B2 (ja) バス調停装置
JPH02130045U (enrdf_load_stackoverflow)
JPH022733U (enrdf_load_stackoverflow)
JPH0991247A (ja) バス調停装置
JPH08137785A (ja) Ｄｍａ制御装置
JPH0535664A (ja) マルチプロセツサシステム
JPH0321138U (enrdf_load_stackoverflow)
JPH04104348A (ja) バス制御方式
GB2202975A (en) Computer system with direct memory access channel arbitration
JP2000259556A (ja) バス調停装置
ANDERSON Investigation of a possible stochastic model for the IEEE P 896. 1(Futurebus+) protocol, including the proposed enhanced distributed arbiter
JPS6314264A (ja) Ｄｍａ処理方式