JPH036732A - Hard copy circuit - Google Patents
Hard copy circuitInfo
- Publication number
- JPH036732A JPH036732A JP14251889A JP14251889A JPH036732A JP H036732 A JPH036732 A JP H036732A JP 14251889 A JP14251889 A JP 14251889A JP 14251889 A JP14251889 A JP 14251889A JP H036732 A JPH036732 A JP H036732A
- Authority
- JP
- Japan
- Prior art keywords
- hard copy
- black
- white
- logical operation
- printed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 229930091051 Arenine Natural products 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
Landscapes
- Digital Computer Display Output (AREA)
Abstract
Description
【発明の詳細な説明】
産業上の利用分野
本発明(友 パーソナルコンピュータ等のプレーン方式
のVRAMを有する機器において、カラー画面の白黒2
値プリンタへのハードコピーを簡単な構成でかつ自由に
ピクセル値毎に白黒を指定して行えるハードコピー回路
に関するものであも従来の技術
従来 プレーン方式のVRAMのハードコピーを白黒2
値プリンタに出力する場合、プレーン間でOR処理を行
(\ その結果をプリンタに出力する方法が取られてい
九
発明が解決しようとする課題
しかしながら上記の様な方法で(よ ピクセル値がOの
ピクセルは白でピクセル値が1以上のピクセルは黒でハ
ードコピーが行われることになり、VRAMの状態によ
ってはほとんどのピクセルが黒になってしま1.X、正
確なハードコピーが得られないという問題点を有してい
九 本発明はかかる点に鑑へ プレーン方式のVRAM
の白黒2値プリンタへのハードコピーを、簡単な構成で
かつ自由にピクセル値毎に白黒を指定して行えることを
特徴としたハードコピー回路を提供することを目的とす
ム
課題を解決するための手段
本発明(戴 黒で印刷すべきピクセル値と白で印刷tべ
きピクセル値の情報に基き、プレーン間での論理演算式
を算出する論理演算式算出部と、前記論理演算式算出部
で算出された論理演算式に基き、プレーン間で論理演算
を行い結果をプリンタに出力するハードコピ一部を備え
たハードコピー回路であも
作用
本発明は前記した構成により、プレーン方式のVRAM
の白黒2値プリンタへのハードコピーにおいて、ピクセ
ル鍍銀に指定された白黒の情報により論理演算を行い結
果をプリンタに出力することにより、自由にピクセル値
毎に白黒を指定したハードコピーを行うことができも
実施例
第一図は本発明の一実施例におけるハードコピー回路の
ブロック構成図を示すものであム 第一図において、
1は黒で印刷すべきピクセル値と白で印刷すべきピクセ
ル値の情報を入力する入力部2は入力部1から入力され
た黒で印刷すべきピクセル値と白で印刷すべきピクセル
値の情報に基東プレーン間での論理演算式を算出する論
理演算式算出部 3は論理演算式算出部2で算出された
論理演算式を格納する論理演算式バッファ、 4は論理
演算式バッファ3に格納された論理演算式に基き、プレ
ーン間で論理演算を行い結果をプリンタに出力するハー
ドコピー餓 5はVRAM、 6はプリンタであム
以上のように構成された本実施例のハードコピー回路に
ついて、以下にその動作を説明すも 今、VRAM5は
4プレーンで構成されているとし 第2図に示す黒で印
刷すべきピクセル値と白で印刷すべきピクセル値の情報
が入力部lから入力されたとすも ハードコピ一部4(
よ 入力部1から第2図に示す黒で印刷すべきピクセル
値と白で印刷すべきピクセル値の情報を受は取り、以下
の処理を行う。Detailed Description of the Invention: Industrial Application Fields of the Invention The present invention (companies) In equipment having a plain type VRAM such as a personal computer, it is possible to
This is related to a hard copy circuit that can perform hard copying to a value printer with a simple configuration and by freely specifying black and white for each pixel value.
When outputting to a value printer, a method is used to perform OR processing between the planes and output the result to the printer. Pixels are white, and pixels with a pixel value of 1 or more are printed as black, and depending on the state of the VRAM, most pixels become black, making it impossible to obtain an accurate hard copy. There are nine problems.The present invention takes into account these problems.
The purpose of the present invention is to provide a hard copy circuit which has a simple configuration and is capable of freely specifying black and white for each pixel value to perform hard copying to a black and white binary printer. Means of the Present Invention (Dai) A logical operation formula calculation unit that calculates a logical operation formula between planes based on information on pixel values to be printed in black and pixel values to be printed in white; The present invention is also applicable to a hard copy circuit having a hard copy portion that performs logical operations between planes based on the calculated logical operation formula and outputs the results to a printer.
When making a hard copy to a black and white binary printer, by performing a logical operation using the black and white information specified in the pixel plating and outputting the result to the printer, you can freely specify black and white for each pixel value. Embodiment Figure 1 shows a block diagram of a hard copy circuit in an embodiment of the present invention. In Figure 1,
1 inputs information on pixel values to be printed in black and pixel values to be printed in white.Input section 2 inputs information on pixel values to be printed in black and pixel values to be printed in white input from input section 1. 3 is a logical operation expression buffer that stores the logical operation expression calculated by the logical operation expression calculation unit 2, and 4 is stored in the logical operation expression buffer 3. 5 is a VRAM, and 6 is a printer.
The operation of the hard copy circuit of this embodiment configured as described above will be explained below. Assuming that the VRAM 5 is composed of four planes, the pixel values to be printed in black and white as shown in Figure 2 are as follows. If the information on the pixel values to be printed is input from the input section l, then the hard copy part 4 (
Receives information on pixel values to be printed in black and pixel values to be printed in white as shown in FIG. 2 from the input unit 1, and performs the following processing.
(1)ハードコピ一部41ヨ 論理演算式算出部2に
第2図に示す黒で印刷すべきピクセル値と白で印刷すべ
きピクセル値の情報を送も
(2)論理演算式算出部2(よ 第2図に示す黒で印刷
すべきピクセル値と白で印刷すべきピクセル値の情報か
らプレーン間での論理演算式
%式%
D: プレーン3)を算出し 論理演算式バッファ3に
格納すも
(3)ハードコピ一部4にL VRAM5i7)Oプ
レーンから4プレーンの先頭ラスタを取り出し 論理演
算式バッファ3に格納されている論理演算式に基き、論
理演算を行も\ プリンタ6へ出力すも(4) (3)
の処理をVRAM5の最終ラスターまで行う。(1) The hard copy part 41 also sends information on pixel values to be printed in black and pixel values to be printed in white as shown in FIG. 2 to the logical operation formula calculation unit 2. From the information on the pixel values to be printed in black and the pixel values to be printed in white as shown in Figure 2, calculate the logical operation expression % expression % D: plane 3) between the planes and store it in the logical operation expression buffer 3. (3) Hard copy part 4 L VRAM5i7) Extract the first raster of 4 planes from the O plane. Based on the logical operation formula stored in the logical operation expression buffer 3, perform the logical operation on the line too\\ Output to the printer 6. (4) (3)
The above processing is performed up to the final raster in VRAM5.
発明の詳細
な説明したようへ 本発明によれば 自由にピクセル値
毎に白黒を指定したハードコピーを行うことができ、そ
の実用的効果は太きt〜As described in detail, according to the present invention, it is possible to freely specify black and white for each pixel value to make a hard copy, and its practical effects are as follows:
第1図は本発明に於ける一実施例のハードコピー回路の
ブロック構成諷 第2図は本発明に於ける一実施例の黒
で印刷すべきピクセル値と白で印刷すべきピクセル値の
情報の説明図である。
1・・・・入力部、2・・・・論理演算式算出部、3・
・・・論理演算式バッフハ 4・・・・ハードコピ一部
、5・・・・VRAM、8・・・・プリンタ。Figure 1 shows the block configuration of a hard copy circuit according to an embodiment of the present invention. Figure 2 shows information on pixel values to be printed in black and pixel values to be printed in white in an embodiment of the present invention. FIG. 1... Input section, 2... Logical operation formula calculation section, 3.
...Logical operation buffer 4...Part of hard copy, 5...VRAM, 8...Printer.
Claims (1)
印刷すべきピクセル値と白で印刷すべきピクセル値の情
報に基き、プレーン間での論理演算式を算出する論理演
算式算出部と、前記論理演算式算出部で算出された論理
演算式を格納する論理演算式バッファと、前記論理演算
式格納部に格納された論理演算式に基き、プレーン間で
論理演算を行い結果をプリンタに出力するハードコピー
部を備えたことを特徴とするハードコピー回路。In a hard copy of a plane-type VRAM, a logical operation expression calculation unit that calculates a logical operation expression between planes based on information of pixel values to be printed in black and pixel values to be printed in white, and the logical operation expression a logical operation expression buffer that stores the logical operation expression calculated by the calculation section; and a hard copy section that performs logical operations between the planes based on the logical operation expression stored in the logical operation expression storage section and outputs the results to the printer. A hard copy circuit characterized by comprising:
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14251889A JPH036732A (en) | 1989-06-05 | 1989-06-05 | Hard copy circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14251889A JPH036732A (en) | 1989-06-05 | 1989-06-05 | Hard copy circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH036732A true JPH036732A (en) | 1991-01-14 |
Family
ID=15317223
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14251889A Pending JPH036732A (en) | 1989-06-05 | 1989-06-05 | Hard copy circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH036732A (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62267820A (en) * | 1986-05-15 | 1987-11-20 | Fujitsu Ltd | Binary hard copy system for color picture |
-
1989
- 1989-06-05 JP JP14251889A patent/JPH036732A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62267820A (en) * | 1986-05-15 | 1987-11-20 | Fujitsu Ltd | Binary hard copy system for color picture |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6492992B2 (en) | Graphic pattern processing apparatus | |
CA2060039C (en) | Line draw pre-clipping method | |
KR930005778B1 (en) | Apparatus for processing of clipping image | |
JPH1153580A (en) | Three-dimensional image processor and video synthesis method | |
JPH036732A (en) | Hard copy circuit | |
JPH03233689A (en) | Outline data drawing device | |
JPS59210482A (en) | Character pattern generator | |
JPH0974485A (en) | Device and method for compression and decoding of binary image having multi-tone | |
JPH01222383A (en) | Three-dimensional logical filtering circuit | |
JPH1021415A (en) | Graphic processor and graphic processing method | |
JP2650271B2 (en) | How to store contour information | |
JP2871968B2 (en) | Logic circuit delay time improvement method | |
JPH03269773A (en) | Picture element/vector converter and converting method | |
KR920008274B1 (en) | 16/256 color switching apparatus | |
JPS62298883A (en) | Preprocessing system for linear clipping | |
JPH0765177A (en) | System and device for image processing | |
JPS62192866A (en) | Image data processor | |
JPH02279357A (en) | Method and apparatus for display of shading | |
JPH01155461A (en) | Data processor | |
JPS62175881A (en) | Processing method for image data | |
JPS5924423B2 (en) | Dot pattern compression method | |
JPH05216457A (en) | Data output device | |
JPH01228074A (en) | Method and device for picture painting out | |
JPH02132965A (en) | Picture processor | |
JPH0664604B2 (en) | Figure reduction processing method |