JPH0360876U - - Google Patents
Info
- Publication number
- JPH0360876U JPH0360876U JP12043189U JP12043189U JPH0360876U JP H0360876 U JPH0360876 U JP H0360876U JP 12043189 U JP12043189 U JP 12043189U JP 12043189 U JP12043189 U JP 12043189U JP H0360876 U JPH0360876 U JP H0360876U
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- voltage
- drain
- current
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004804 winding Methods 0.000 claims description 7
- 238000001514 detection method Methods 0.000 claims description 6
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Dc-Dc Converters (AREA)
Description
第1図は本考案の一実施例を示す機能ブロツク
図、第2図は従来構成のブロツク図、第3図Aは
第1図における波形を示すタイムチヤート、第3
図B,Cは第2図における波形を示すタイムチヤ
ートである。
10…トランス、11…一次巻線、12…二次
巻線、20,52…トランジスタ、30…整流回
路、40…電流制御回路、50,90…電流検出
回路、51,53,54,91…抵抗。
FIG. 1 is a functional block diagram showing an embodiment of the present invention, FIG. 2 is a block diagram of a conventional configuration, FIG. 3A is a time chart showing waveforms in FIG.
Figures B and C are time charts showing the waveforms in Figure 2. DESCRIPTION OF SYMBOLS 10... Transformer, 11... Primary winding, 12... Secondary winding, 20, 52... Transistor, 30... Rectifier circuit, 40... Current control circuit, 50, 90... Current detection circuit, 51, 53, 54, 91... resistance.
Claims (1)
に印加してパルス状のドレイン電流を生じるスイ
ツチングトランジスタと、 このトランジスタのドレイン端子に直列に一次
巻線を接続したトランスと、 このトランスの二次巻線に生じる電圧を整流し
て直流の負荷電圧を出力する整流回路と、 前記一次巻線およびドレイン・ソース端子間が
形成する直列回路に並列に接続されかつ前記負荷
電圧を入力してこの負荷電圧が所定値から外れる
とき前記ゲート電圧の印加時期を変化させて前記
負荷電圧を所定値にするとともに、過電流検出情
報を受信したとき前記トランジスタをカツトオフ
状態にして前記トランジスタのドレイン電流を切
断する電流制御回路と、 電源入力端子側で前記一次巻線に直列に接続し
て前記トランジスタのドレイン端子に流入するド
レイン電流を計測しこれが所定値を越えたとき前
記電流制御回路に前記過電流検出情報を入力する
電流検出回路とを有することを特徴とするスイツ
チング電源回路。 (2) 前記電流検出回路は、電源入力端子の一方
と前記一次巻線との間に直接接続された抵抗と、
この抵抗の両端子の電位差に応答してオンするト
ランジスタと、このトランジスタのオン動作によ
り電源入力端子間の電圧を分圧して前記過電流検
出情報として前記電流制御回路に入力する分圧抵
抗とを有することを特徴とする請求項(1)記載の
スイツチング電源回路。[Claims for Utility Model Registration] (1) A switching transistor that generates a pulsed drain current by applying a predetermined gate voltage to its gate terminal in a pulsed manner, and a primary winding connected in series to the drain terminal of this transistor. a rectifying circuit that rectifies the voltage generated in the secondary winding of the transformer and outputs a DC load voltage, and is connected in parallel to the series circuit formed by the primary winding and the drain-source terminal. When the load voltage is input and the load voltage deviates from a predetermined value, the application timing of the gate voltage is changed to bring the load voltage to a predetermined value, and when overcurrent detection information is received, the transistor is cut off. a current control circuit that disconnects the drain current of the transistor by connecting the current control circuit to the primary winding on the power input terminal side to measure the drain current flowing into the drain terminal of the transistor, and when the drain current exceeds a predetermined value, A switching power supply circuit comprising: a current detection circuit that inputs the overcurrent detection information to a current control circuit. (2) The current detection circuit includes a resistor directly connected between one of the power input terminals and the primary winding;
A transistor that turns on in response to the potential difference between both terminals of this resistor, and a voltage dividing resistor that divides the voltage between the power supply input terminals by the on operation of this transistor and inputs it to the current control circuit as the overcurrent detection information. 2. The switching power supply circuit according to claim 1, further comprising a switching power supply circuit according to claim 1.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12043189U JPH0360876U (en) | 1989-10-12 | 1989-10-12 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12043189U JPH0360876U (en) | 1989-10-12 | 1989-10-12 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0360876U true JPH0360876U (en) | 1991-06-14 |
Family
ID=31668508
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12043189U Pending JPH0360876U (en) | 1989-10-12 | 1989-10-12 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0360876U (en) |
-
1989
- 1989-10-12 JP JP12043189U patent/JPH0360876U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0360876U (en) | ||
JPH01166484U (en) | ||
JPS63100991U (en) | ||
JPH051828Y2 (en) | ||
JPH0521988Y2 (en) | ||
JPS5926768Y2 (en) | AC signal detection device for transistor relay | |
JPS5625375A (en) | Direct current-to-direct current converting circuit | |
JPH0425482U (en) | ||
JPH033183U (en) | ||
JPH0488386U (en) | ||
JPS6168686U (en) | ||
JPS61123686U (en) | ||
JPH0956155A (en) | Fet rectifier circuit | |
JPH0447380U (en) | ||
JPS647323U (en) | ||
JPH0260442U (en) | ||
JPH0480286U (en) | ||
JPS60123016U (en) | power circuit | |
JPS61195638U (en) | ||
JPH0425477U (en) | ||
JPS62182082U (en) | ||
JPS61141992U (en) | ||
JPS62104579U (en) | ||
JPH03124776U (en) | ||
JPH01162784U (en) |