JPH0356217U - - Google Patents

Info

Publication number
JPH0356217U
JPH0356217U JP11699789U JP11699789U JPH0356217U JP H0356217 U JPH0356217 U JP H0356217U JP 11699789 U JP11699789 U JP 11699789U JP 11699789 U JP11699789 U JP 11699789U JP H0356217 U JPH0356217 U JP H0356217U
Authority
JP
Japan
Prior art keywords
inverting input
differential amplifier
resistor
control circuit
tone control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP11699789U
Other languages
Japanese (ja)
Other versions
JP2549985Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1989116997U priority Critical patent/JP2549985Y2/en
Publication of JPH0356217U publication Critical patent/JPH0356217U/ja
Application granted granted Critical
Publication of JP2549985Y2 publication Critical patent/JP2549985Y2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Tone Control, Compression And Expansion, Limiting Amplitude (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案のトーンコントロール回路の代
表的に実施例(高域のトーンコントロール回路)
の構成を示す図、第2図は同、周波数特性図、第
3図は同、代表的な実施例(低域のトーンコント
ロール回路)の構成を示す図、第4図は従来のト
ーンコントロール回路の代表的な例(高域のトー
ンコントロール回路)の構成を示す図、第5図は
同、周波数特性図、第6図は同、他の代表的な例
(低域のトーンコントロール回路)の構成を示す
図、第7図は同、等価回路を示す図である。 1…入力端子、2…第1の抵抗、3…差動型増
幅器、3a…非反転入力、3b…反転入力、4…
出力端子、5…帰還用抵抗、7…トーンコントロ
ール回路部、7a…可変抵抗、7b…第2の抵抗
、7c…キヤパシタンス、7d…インダクタンス
、8…放電用抵抗である、9,10…第1、第2
のスイツチ、11…補償回路、11a…第2の可
変抵抗、11b…第3の抵抗。
Figure 1 is a representative example of the tone control circuit of the present invention (high frequency tone control circuit).
Figure 2 is a frequency characteristic diagram, Figure 3 is a diagram showing the configuration of a typical embodiment (low frequency tone control circuit), Figure 4 is a conventional tone control circuit. Figure 5 is a diagram showing the configuration of a typical example (high-frequency tone control circuit), Figure 5 is a frequency characteristic diagram, and Figure 6 is a diagram showing the configuration of another typical example (low-frequency tone control circuit). A diagram showing the configuration, and FIG. 7 is a diagram showing an equivalent circuit. DESCRIPTION OF SYMBOLS 1... Input terminal, 2... First resistor, 3... Differential amplifier, 3a... Non-inverting input, 3b... Inverting input, 4...
Output terminal, 5... Feedback resistor, 7... Tone control circuit section, 7a... Variable resistor, 7b... Second resistor, 7c... Capacitance, 7d... Inductance, 8... Discharge resistor, 9, 10... First , second
11... Compensation circuit, 11a... Second variable resistor, 11b... Third resistor.

Claims (1)

【実用新案登録請求の範囲】 入力端子1を第1の抵抗2を介して差動型増幅
器3の非反転入力3aに接続し、当該差動型増幅
器3の出力を出力端子4とし、当該出力端子4を
帰還用抵抗5を介して上記差動型増幅器3の反転
入力3bに接続するとともに、当該反転入力3b
と上記非反転入力3aとを第1のスイツチ9によ
つて選択的に切り換えて第1の可変抵抗7aと、
第2の抵抗7b、キヤパシタンス7cおよび/ま
たはインダクタンス7dからなるトーンコントロ
ール回路部7を介して接地した構成において、 上記第1の可変抵抗7aと連動する第2の可変
抵抗11aと第3の抵抗11bとを直列に接続し
た補償回路11と、当該補償回路11を選択的に
切り換えて上記差動型増幅器3の非反転入力3a
、反転入力3bに接続し、かつ、上記第1のスイ
ツチ9に連動する第2のスイツチ10とを具備し
、 上記トーンコントロール回路部7を上記差動型
増幅器3の反転入力3aに接続したブーストモー
ドにおいて上記補償回路11を上記差動型増幅器
3の非反転入力3aに接続し、 上記トーンコントロール回路部7を上記差動型
増幅器3の非反転入力3aに接続したカツトモー
ドにおいて上記補償回路11を上記差動型増幅器
3の反転入力3bに接続するようにしたことを特
徴とするトーンコントロール回路。
[Claims for Utility Model Registration] The input terminal 1 is connected to the non-inverting input 3a of the differential amplifier 3 via the first resistor 2, and the output of the differential amplifier 3 is set as the output terminal 4. The terminal 4 is connected to the inverting input 3b of the differential amplifier 3 via the feedback resistor 5, and the inverting input 3b
and the non-inverting input 3a are selectively switched by the first switch 9 to form a first variable resistor 7a;
In a configuration that is grounded via the tone control circuit section 7 consisting of a second resistor 7b, capacitance 7c and/or inductance 7d, a second variable resistor 11a and a third resistor 11b are interlocked with the first variable resistor 7a. and a compensation circuit 11 connected in series, and a non-inverting input 3a of the differential amplifier 3 by selectively switching the compensation circuit 11.
, a second switch 10 connected to the inverting input 3b and interlocked with the first switch 9, and a boost in which the tone control circuit section 7 is connected to the inverting input 3a of the differential amplifier 3. In the cut mode, the compensation circuit 11 is connected to the non-inverting input 3a of the differential amplifier 3, and in the cut mode, the tone control circuit 7 is connected to the non-inverting input 3a of the differential amplifier 3. A tone control circuit characterized in that it is connected to an inverting input 3b of the differential amplifier 3.
JP1989116997U 1989-10-03 1989-10-03 Tone control circuit Expired - Fee Related JP2549985Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1989116997U JP2549985Y2 (en) 1989-10-03 1989-10-03 Tone control circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1989116997U JP2549985Y2 (en) 1989-10-03 1989-10-03 Tone control circuit

Publications (2)

Publication Number Publication Date
JPH0356217U true JPH0356217U (en) 1991-05-30
JP2549985Y2 JP2549985Y2 (en) 1997-10-08

Family

ID=31665247

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1989116997U Expired - Fee Related JP2549985Y2 (en) 1989-10-03 1989-10-03 Tone control circuit

Country Status (1)

Country Link
JP (1) JP2549985Y2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001284999A (en) * 2000-03-31 2001-10-12 Aiwa Co Ltd Sound quality control circuit

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55118531U (en) * 1979-02-13 1980-08-21
JPS59140512U (en) * 1983-03-10 1984-09-19 オンキヨー株式会社 equalizer amplifier
JPS6145634U (en) * 1984-08-29 1986-03-26 川崎重工業株式会社 wet multi-plate clutch
JPS6310623U (en) * 1986-07-08 1988-01-23
JPS6397918U (en) * 1986-12-17 1988-06-24

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55118531U (en) * 1979-02-13 1980-08-21
JPS59140512U (en) * 1983-03-10 1984-09-19 オンキヨー株式会社 equalizer amplifier
JPS6145634U (en) * 1984-08-29 1986-03-26 川崎重工業株式会社 wet multi-plate clutch
JPS6310623U (en) * 1986-07-08 1988-01-23
JPS6397918U (en) * 1986-12-17 1988-06-24

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001284999A (en) * 2000-03-31 2001-10-12 Aiwa Co Ltd Sound quality control circuit

Also Published As

Publication number Publication date
JP2549985Y2 (en) 1997-10-08

Similar Documents

Publication Publication Date Title
JPH0356217U (en)
JPS6127216Y2 (en)
JPH01318310A (en) Matching circuit
JPH0715274Y2 (en) Sound quality adjustment circuit
JPS6340903Y2 (en)
JPS6143304Y2 (en)
JPH0439726U (en)
JPS6324655Y2 (en)
JPH0427213Y2 (en)
JPH0533064Y2 (en)
JPH0113456Y2 (en)
JPH0336217U (en)
JPS6236339Y2 (en)
JPS6056326B2 (en) Tone control circuit
JPS6123857Y2 (en)
JPH03109428U (en)
JPS6395317U (en)
JPS61100028U (en)
JPH01175021U (en)
JPS6438014U (en)
JPS6234822U (en)
JPS6310623U (en)
JPH01137612U (en)
JPS61109240U (en)
JPH0338913U (en)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees