JPH0336651A - Control memory read inspecting system - Google Patents
Control memory read inspecting systemInfo
- Publication number
- JPH0336651A JPH0336651A JP1172344A JP17234489A JPH0336651A JP H0336651 A JPH0336651 A JP H0336651A JP 1172344 A JP1172344 A JP 1172344A JP 17234489 A JP17234489 A JP 17234489A JP H0336651 A JPH0336651 A JP H0336651A
- Authority
- JP
- Japan
- Prior art keywords
- areas
- control memory
- area
- unused
- length
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000007689 inspection Methods 0.000 claims description 9
- 238000012360 testing method Methods 0.000 claims description 6
- 238000010998 test method Methods 0.000 claims description 2
- 230000010365 information processing Effects 0.000 description 7
- 125000004122 cyclic group Chemical group 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000004904 shortening Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明は制御記憶読出検査方式に関する。[Detailed description of the invention] [Industrial application field] The present invention relates to a control storage read testing method.
従来例の制御記憶読出検査方式のブロック図を第2図に
示す。A block diagram of a conventional control storage readout testing system is shown in FIG.
本例は、マイクロ演算処理ユニット(MPU)10、母
線20.制御記憶として使用される読出専用記憶装置(
ROM)300およびランダムアクセスメモリ(RAM
)60とからなる構成となっている。In this example, a micro processing unit (MPU) 10, a bus bar 20. Read-only storage used as control storage (
ROM) 300 and random access memory (RAM)
)60.
ROM300において、310,330は使用領域、3
20.340は未使用領域、360はCRC領域を示す
。未使用領域320,340は、制御記憶に記憶される
制御情報やプログラムが情報処理装置のシステム構成に
よって異なるのに対応して、考えられる最大記憶容量の
ROM300楕成としたことにより生じる。In the ROM 300, 310 and 330 are used areas, 3
20.340 indicates an unused area, and 360 indicates a CRC area. The unused areas 320 and 340 are generated by arranging the ROM 300 with the maximum possible storage capacity in response to the fact that the control information and programs stored in the control memory vary depending on the system configuration of the information processing apparatus.
MPU10を動作させるための制御情報やプログラムを
格納しているROM 300の自己検査は、ROM30
0の作成時に埋め込まれたCRC領域360をキーとし
て、交換単位となっている読出専用制御記憶回路の全領
域に渡る巡回符号演算により行なっている。The self-inspection of the ROM 300, which stores control information and programs for operating the MPU 10, is performed using the ROM 30.
Using the CRC area 360 embedded at the time of creation of 0 as a key, this is performed by cyclic code calculation over the entire area of the read-only control storage circuit which is the unit of exchange.
上述した従来方式では、交換単位であるROM300の
全領域に渡って試験が行われている為、制御記憶の内部
に複数の未使用領域320,340が散在しても、この
未使用領域をも検査するので余計な時間を要し、又、未
使用領域に障害があると、本来の真の障害ではないのに
障害検出となって情報処理装置の処理能率を低下させる
などの問題点があった。In the conventional method described above, the entire area of the ROM 300, which is the replacement unit, is tested. Inspection requires extra time, and if there is a fault in an unused area, there are problems such as a fault being detected even though it is not a real fault, reducing the processing efficiency of the information processing equipment. Ta.
本発明は、以上の問題点を解決するためのもので、制御
記憶読出検査時間の短縮および偽障害の排除を行なうこ
とにより、情報処理装置の処理能率を向上させることの
できる制御記憶読出検査方式を提供することを目的とす
る。The present invention is intended to solve the above problems, and is a control memory read test method that can improve the processing efficiency of an information processing device by shortening the control memory read test time and eliminating false failures. The purpose is to provide
本発明の制御記憶読出検査方式は、制御記憶内の未使用
領域と1:1対応で該制御記憶内に、未使用領域の開始
番地と長さとを予め記憶しておき、制御記憶の読出検査
は開始番地を参照しながらアクセスアドレスを順次に変
化させて行ない、アクセスアドレスが開始番地になると
長さ分だけ飛越して次の使用領域から読出検査を続行す
るようにしたことを特徴とする。The control memory readout inspection method of the present invention stores in advance the start address and length of an unused area in the control memory in a 1:1 correspondence with the unused area in the control memory, and then performs a readout inspection of the control memory. This method is characterized in that the access address is sequentially changed while referring to the start address, and when the access address reaches the start address, it is skipped by the length and read inspection is continued from the next used area.
次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.
第1図は本発明の一実施例を示す情報処理装置の制御記
憶読出検査方式のブロック構成図である。FIG. 1 is a block diagram of a control storage readout testing method for an information processing apparatus showing one embodiment of the present invention.
本実施例は、MPU10とROM30とRAM60とが
母線20で接続されて構成されており、ROM30は3
つの使用領域31.33および35と、2つの未使用領
域32.34と、2つの開始番地領域41.42及び2
つの長さ領域51゜52から成る管理テーブルと、CR
C領域36とから楕或されている。In this embodiment, an MPU 10, a ROM 30, and a RAM 60 are connected by a bus 20, and the ROM 30 has three
two used areas 31.33 and 35, two unused areas 32.34, and two starting address areas 41.42 and 2.
A management table consisting of two length areas 51°52 and a CR
It is ovalized from the C area 36.
開始番地領域41と長さ領域51は、未使用領域32の
それぞれ開始番地と長さを予め格納するためのエリアで
あり、開始番地領域42と長さ領域52は、未使用領域
34のそれぞれ開始番地と長さを予め格納するためのエ
リアである。The start address area 41 and the length area 51 are areas for pre-storing the start address and length of the unused area 32, respectively, and the start address area 42 and the length area 52 are areas for storing the start address and length of the unused area 34, respectively. This is an area for storing address and length in advance.
使用領域31.33及び35は、本情報処理装置の動作
において、必要なプログラムおよび定数の格納された領
域であり、未使用領域32および34は、本情報処理装
置の動作において無効な領域でありアクセスする必要は
ない、CRC領域36には未使用領域32.34を除い
た残りの領域に対して定められた生成多項式による巡回
符号検査情報がROM作戒作成埋め込まれている。The used areas 31, 33 and 35 are areas in which programs and constants necessary for the operation of this information processing apparatus are stored, and the unused areas 32 and 34 are areas that are invalid for the operation of this information processing apparatus. In the CRC area 36, which does not need to be accessed, cyclic code check information based on a generator polynomial determined for the remaining areas excluding the unused areas 32 and 34 is embedded in the ROM.
ROM30の読出検査を行なうときには、MPUl0は
、母線20を°介してROM30内の使用領域31の最
初の番地から順次読出しては所定の巡回符号演算を行な
う。When performing a read test of the ROM 30, the MPU 10 sequentially reads data from the first address of the used area 31 in the ROM 30 via the bus 20 and performs a predetermined cyclic code operation.
MPL+ 10は、また本演算動作と並行して未使用領
域群の開始番地と長さの情報を格納した管理テーブルを
覗いており、読出しが未使用領域32または34にさし
かかると、これらの領域を自律的にスキップして、実使
用領域である、それぞれ使用領域33または35に対し
て所定の巡回符号演算を継続する。In parallel with this calculation operation, the MPL+ 10 also looks at a management table that stores information on the starting address and length of a group of unused areas, and when reading reaches an unused area 32 or 34, it reads these areas. It autonomously skips and continues predetermined cyclic code calculation for the actual usage area 33 or 35, respectively.
その後に、本巡回符号演算は、未使用領域群の管理テー
ブル部(41〜55〉を含めCRC領域36まで行われ
ることによって検査が終了する。Thereafter, this cyclic code calculation is performed up to the CRC area 36 including the management table section (41 to 55) of the unused area group, thereby completing the inspection.
以上説明したように本発明は、制御記憶内の未使用領域
群を表わす開始番地と長さの管理テーブルを制御記憶自
身に内蔵する構成としたため、逐次読出によって行なう
巡回符1号検査を未使用領域群に対してスキップするこ
とにより、読出検査時間の短縮および未使用領域群に存
在していた偽障害の排除という優れた効果があり、情報
処理装置の処理能率を向上することができるという利点
がある。As explained above, the present invention has a structure in which a management table of start addresses and lengths representing a group of unused areas in the control memory is built into the control memory itself, so that the cyclic code 1 check performed by sequential reading is performed on unused areas. By skipping the area group, it has the excellent effect of shortening the read inspection time and eliminating false failures that existed in the unused area group, and has the advantage that the processing efficiency of the information processing device can be improved. There is.
第1図は本発明の一実施例を示すブロック構成図、第2
図は従来例のブロック構成図である。
10・・・マイクロ演算処理ユニット(MPU)、20
・・・母線、30,300・・・読出専用記憶装置(R
OM)、3L 33,35,310,330・・・使
用領域、32,34,320,340・・・未使用領域
、36,360・・・CRC領域、41.42・・・開
始番地領域、51.52・・・長さ領域、60・・・ラ
ンダムアクセスメモリ(RAM)。FIG. 1 is a block diagram showing one embodiment of the present invention, and FIG.
The figure is a block diagram of a conventional example. 10... Micro processing unit (MPU), 20
...Bus bar, 30,300...Read-only storage device (R
OM), 3L 33, 35, 310, 330...Used area, 32,34,320,340...Unused area, 36,360...CRC area, 41.42...Start address area, 51.52... Length area, 60... Random access memory (RAM).
Claims (1)
、 前記未使用領域の開始番地と長さとを予め記憶しておき
、 該制御記憶の読出検査は前記開始番地を参照しながらア
クセスアドレスを順次に変化させて行ない、該アクセス
アドレスが前記開始番地になると前記長さ分だけ飛越し
て次の使用領域から前記読出検査を続行するようにした
ことを特徴とする制御記憶読出検査方式。[Scope of Claims] The start address and length of the unused area are stored in advance in the control memory in a 1:1 correspondence with the unused area in the control memory, and the reading test of the control memory is performed as described above. The access address is sequentially changed while referring to the start address, and when the access address reaches the start address, the read inspection is continued by the length and the read inspection is continued from the next used area. A control memory read test method that uses
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1172344A JPH0336651A (en) | 1989-07-03 | 1989-07-03 | Control memory read inspecting system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1172344A JPH0336651A (en) | 1989-07-03 | 1989-07-03 | Control memory read inspecting system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0336651A true JPH0336651A (en) | 1991-02-18 |
Family
ID=15940169
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1172344A Pending JPH0336651A (en) | 1989-07-03 | 1989-07-03 | Control memory read inspecting system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0336651A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002163155A (en) * | 2000-11-29 | 2002-06-07 | Rb Controls Co | Microcomputer controller for gas appliance |
JP2011237934A (en) * | 2010-05-07 | 2011-11-24 | Canon Inc | Storage device array system, information processing apparatus, storage device array control method, and program |
US8950214B2 (en) * | 2013-02-11 | 2015-02-10 | Pandora A/S | Component with gripping element |
-
1989
- 1989-07-03 JP JP1172344A patent/JPH0336651A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002163155A (en) * | 2000-11-29 | 2002-06-07 | Rb Controls Co | Microcomputer controller for gas appliance |
JP2011237934A (en) * | 2010-05-07 | 2011-11-24 | Canon Inc | Storage device array system, information processing apparatus, storage device array control method, and program |
US8950214B2 (en) * | 2013-02-11 | 2015-02-10 | Pandora A/S | Component with gripping element |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0336651A (en) | Control memory read inspecting system | |
JPH08305638A (en) | Rom data check method | |
JPH0196898A (en) | Semiconductor memory device equipped with self-diagnosis function | |
JPH01191961A (en) | Reading and inspecting system for control memory | |
JPH04339399A (en) | Relief address analyzing circuit for memory tester | |
JPH0342747A (en) | Memory test system | |
JP2002278849A (en) | Semiconductor testing device | |
JPS6131499B2 (en) | ||
JPH01162300A (en) | Rom checking circuit testing system | |
JPH0546493A (en) | Memory diagnostic device | |
JPH07262791A (en) | Semiconductor memory device | |
JPS6011400B2 (en) | IC test equipment | |
JPH10177503A (en) | Device diagnostic control system | |
JPH047765A (en) | Data reading device for e2prom | |
JPH06131899A (en) | Semiconductor storage | |
JPH04276397A (en) | Function inspecting method for memory card system | |
JPS63245751A (en) | Method for testing main storage device | |
JPH01114770A (en) | Testing device for logic ic | |
JPH0240727A (en) | Error detecting and correcting device | |
JPH01222341A (en) | On-line debugging system | |
JPS58718A (en) | Inspecting method of apparatus which has applied microcomputer | |
JPS63136243A (en) | Diagnosing system for built-in ram of information processor | |
JPS5912369A (en) | Inspection of memory | |
JPH04335454A (en) | Early stage diagnostic system for main storage device | |
JPS5832287A (en) | System checking method for bubble memory device |