JPH0332092B2 - - Google Patents
Info
- Publication number
- JPH0332092B2 JPH0332092B2 JP59233427A JP23342784A JPH0332092B2 JP H0332092 B2 JPH0332092 B2 JP H0332092B2 JP 59233427 A JP59233427 A JP 59233427A JP 23342784 A JP23342784 A JP 23342784A JP H0332092 B2 JPH0332092 B2 JP H0332092B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- bit
- page
- virtual
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 claims description 126
- 238000006243 chemical reaction Methods 0.000 claims description 25
- 238000012545 processing Methods 0.000 claims description 19
- 230000004044 response Effects 0.000 claims description 6
- 238000013519 translation Methods 0.000 description 93
- 230000014616 translation Effects 0.000 description 93
- 230000006870 function Effects 0.000 description 36
- 238000000034 method Methods 0.000 description 27
- 230000007246 mechanism Effects 0.000 description 22
- 230000008569 process Effects 0.000 description 14
- 238000004364 calculation method Methods 0.000 description 11
- 230000008859 change Effects 0.000 description 8
- 239000000872 buffer Substances 0.000 description 7
- 230000011218 segmentation Effects 0.000 description 6
- 238000013507 mapping Methods 0.000 description 5
- 230000002085 persistent effect Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 3
- 230000009977 dual effect Effects 0.000 description 3
- 238000006073 displacement reaction Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000000717 retained effect Effects 0.000 description 2
- 238000012795 verification Methods 0.000 description 2
- 230000002776 aggregation Effects 0.000 description 1
- 238000004220 aggregation Methods 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000002457 bidirectional effect Effects 0.000 description 1
- 238000004590 computer program Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000007726 management method Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 238000000638 solvent extraction Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US55824483A | 1983-12-07 | 1983-12-07 | |
| US558244 | 1995-11-17 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60123947A JPS60123947A (ja) | 1985-07-02 |
| JPH0332092B2 true JPH0332092B2 (enExample) | 1991-05-09 |
Family
ID=24228755
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59233427A Granted JPS60123947A (ja) | 1983-12-07 | 1984-11-07 | 仮想記憶装置 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JPS60123947A (enExample) |
| CA (1) | CA1220286A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2600441B1 (fr) * | 1986-06-18 | 1990-09-21 | France Etat | Unite de gestion de memoire |
-
1984
- 1984-10-15 CA CA000465439A patent/CA1220286A/en not_active Expired
- 1984-11-07 JP JP59233427A patent/JPS60123947A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60123947A (ja) | 1985-07-02 |
| CA1220286A (en) | 1987-04-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0113240B1 (en) | Virtual memory address translation mechanism with controlled data persistence | |
| US4680700A (en) | Virtual memory address translation mechanism with combined hash address table and inverted page table | |
| EP0950223B1 (en) | Cache replacement policy with locking | |
| US5493660A (en) | Software assisted hardware TLB miss handler | |
| JP2833062B2 (ja) | キャッシュメモリ制御方法とこのキャッシュメモリ制御方法を用いたプロセッサおよび情報処理装置 | |
| US4905141A (en) | Partitioned cache memory with partition look-aside table (PLAT) for early partition assignment identification | |
| EP1934753B1 (en) | Tlb lock indicator | |
| US7673345B2 (en) | Providing extended memory protection | |
| JP2567594B2 (ja) | 複数のアドレス空間を選択的にサポ−トできるペ−ジ式記憶装置管理ユニット | |
| US5265227A (en) | Parallel protection checking in an address translation look-aside buffer | |
| US5418927A (en) | I/O cache controller containing a buffer memory partitioned into lines accessible by corresponding I/O devices and a directory to track the lines | |
| US9021225B2 (en) | Dynamic address translation with fetch protection in an emulated environment | |
| US6430670B1 (en) | Apparatus and method for a virtual hashed page table | |
| US7831799B1 (en) | Speculative address translation for processor using segmentation and optional paging | |
| US20010020264A1 (en) | Speculative address translation for processor using segmentation and optional paging | |
| US6233668B1 (en) | Concurrent page tables | |
| US5555395A (en) | System for memory table cache reloads in a reduced number of cycles using a memory controller to set status bits in the main memory table | |
| US20120011341A1 (en) | Load Page Table Entry Address Instruction Execution Based on an Address Translation Format Control Field | |
| US6073226A (en) | System and method for minimizing page tables in virtual memory systems | |
| JP2930071B2 (ja) | 情報処理装置およびプロセッサ | |
| US5287482A (en) | Input/output cache | |
| JPH03154949A (ja) | ストアされたデータのプロテクシヨン方法及びシステム | |
| JPH0332092B2 (enExample) | ||
| EP0377971B1 (en) | I/O bus caching | |
| JPH0679294B2 (ja) | アドレス変換方法 |