CA1220286A - Virtual memory address translation mechanism with combined hash address table and inverted page table - Google Patents
Virtual memory address translation mechanism with combined hash address table and inverted page tableInfo
- Publication number
- CA1220286A CA1220286A CA000465439A CA465439A CA1220286A CA 1220286 A CA1220286 A CA 1220286A CA 000465439 A CA000465439 A CA 000465439A CA 465439 A CA465439 A CA 465439A CA 1220286 A CA1220286 A CA 1220286A
- Authority
- CA
- Canada
- Prior art keywords
- address
- virtual
- page
- memory
- addresses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 title claims abstract description 90
- 238000013519 translation Methods 0.000 title abstract description 114
- 230000007246 mechanism Effects 0.000 title abstract description 24
- 238000012545 processing Methods 0.000 claims description 28
- 238000000034 method Methods 0.000 claims description 27
- 230000001939 inductive effect Effects 0.000 claims 1
- 238000006243 chemical reaction Methods 0.000 abstract description 6
- 230000014616 translation Effects 0.000 description 109
- 230000006870 function Effects 0.000 description 35
- 230000008859 change Effects 0.000 description 27
- 239000000872 buffer Substances 0.000 description 14
- 230000008569 process Effects 0.000 description 13
- 230000008520 organization Effects 0.000 description 12
- 238000010586 diagram Methods 0.000 description 10
- 230000002085 persistent effect Effects 0.000 description 8
- 238000013507 mapping Methods 0.000 description 6
- 230000011218 segmentation Effects 0.000 description 4
- 238000004891 communication Methods 0.000 description 2
- 238000006073 displacement reaction Methods 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000007152 ring opening metathesis polymerisation reaction Methods 0.000 description 2
- KUGRPPRAQNPSQD-UHFFFAOYSA-N OOOOO Chemical compound OOOOO KUGRPPRAQNPSQD-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- ORTYMGHCFWKXHO-UHFFFAOYSA-N diethadione Chemical compound CCC1(CC)COC(=O)NC1=O ORTYMGHCFWKXHO-UHFFFAOYSA-N 0.000 description 1
- 229960003675 diethadione Drugs 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 238000007726 management method Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000000638 solvent extraction Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000010200 validation analysis Methods 0.000 description 1
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US55824483A | 1983-12-07 | 1983-12-07 | |
| US558,244 | 1990-07-26 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1220286A true CA1220286A (en) | 1987-04-07 |
Family
ID=24228755
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000465439A Expired CA1220286A (en) | 1983-12-07 | 1984-10-15 | Virtual memory address translation mechanism with combined hash address table and inverted page table |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JPS60123947A (enExample) |
| CA (1) | CA1220286A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2600441B1 (fr) * | 1986-06-18 | 1990-09-21 | France Etat | Unite de gestion de memoire |
-
1984
- 1984-10-15 CA CA000465439A patent/CA1220286A/en not_active Expired
- 1984-11-07 JP JP59233427A patent/JPS60123947A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60123947A (ja) | 1985-07-02 |
| JPH0332092B2 (enExample) | 1991-05-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4680700A (en) | Virtual memory address translation mechanism with combined hash address table and inverted page table | |
| US4638426A (en) | Virtual memory address translation mechanism with controlled data persistence | |
| US5440710A (en) | Emulation of segment bounds checking using paging with sub-page validity | |
| Houdek et al. | IBM System/38 support for capability-based addressing | |
| US5265227A (en) | Parallel protection checking in an address translation look-aside buffer | |
| US3781808A (en) | Virtual memory system | |
| US5418927A (en) | I/O cache controller containing a buffer memory partitioned into lines accessible by corresponding I/O devices and a directory to track the lines | |
| JP4268332B2 (ja) | 仮想アドレスからページ・テーブル・インデックスを計算する方法および装置 | |
| KR960001946B1 (ko) | 우선 변환 참조버퍼 | |
| US6477612B1 (en) | Providing access to physical memory allocated to a process by selectively mapping pages of the physical memory with virtual memory allocated to the process | |
| US5455834A (en) | Fault tolerant address translation method and system | |
| US5493660A (en) | Software assisted hardware TLB miss handler | |
| US4985829A (en) | Cache hierarchy design for use in a memory management unit | |
| CA1228674A (en) | Redundant page identification for a catalogued memory | |
| US6304944B1 (en) | Mechanism for storing system level attributes in a translation lookaside buffer | |
| US4241401A (en) | Virtual address translator utilizing interrupt level code | |
| US5287482A (en) | Input/output cache | |
| US5479629A (en) | Method and apparatus for translation request buffer and requestor table for minimizing the number of accesses to the same address | |
| EP0173909B1 (en) | Look-aside buffer least recently used marker controller | |
| EP0212129B1 (en) | Method of updating information in a translation lookaside buffer | |
| CA1220286A (en) | Virtual memory address translation mechanism with combined hash address table and inverted page table | |
| EP0150522A2 (en) | Data processing system with hierarchical memory protection | |
| JPH0679294B2 (ja) | アドレス変換方法 | |
| EP0377971B1 (en) | I/O bus caching | |
| Hongyu et al. | Software TLB Management Method Based on Balanced Binary Tree |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |