JPH0330905B2 - - Google Patents
Info
- Publication number
- JPH0330905B2 JPH0330905B2 JP14574784A JP14574784A JPH0330905B2 JP H0330905 B2 JPH0330905 B2 JP H0330905B2 JP 14574784 A JP14574784 A JP 14574784A JP 14574784 A JP14574784 A JP 14574784A JP H0330905 B2 JPH0330905 B2 JP H0330905B2
- Authority
- JP
- Japan
- Prior art keywords
- vector
- scalar
- circuit
- arithmetic
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8053—Vector processors
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Optimization (AREA)
- Mathematical Analysis (AREA)
- Computing Systems (AREA)
- Data Mining & Analysis (AREA)
- General Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Computer Hardware Design (AREA)
- Algebra (AREA)
- Databases & Information Systems (AREA)
- Software Systems (AREA)
- Complex Calculations (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14574784A JPS6125274A (ja) | 1984-07-13 | 1984-07-13 | ベクトル演算処理装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14574784A JPS6125274A (ja) | 1984-07-13 | 1984-07-13 | ベクトル演算処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6125274A JPS6125274A (ja) | 1986-02-04 |
JPH0330905B2 true JPH0330905B2 (enrdf_load_stackoverflow) | 1991-05-01 |
Family
ID=15392214
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14574784A Granted JPS6125274A (ja) | 1984-07-13 | 1984-07-13 | ベクトル演算処理装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6125274A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6314275A (ja) * | 1986-07-04 | 1988-01-21 | Nec Corp | ベクトル演算プロセツサのスカラデ−タ演算方式 |
JP2007233730A (ja) * | 2006-03-01 | 2007-09-13 | Mitsubishi Electric Corp | 三次元グラフィック描画装置 |
-
1984
- 1984-07-13 JP JP14574784A patent/JPS6125274A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6125274A (ja) | 1986-02-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5226171A (en) | Parallel vector processing system for individual and broadcast distribution of operands and control information | |
EP0976027B1 (en) | ARITHMETIC PROCESSOR combining finite field arithmetic and modular integer arithmetic | |
US4075704A (en) | Floating point data processor for high speech operation | |
US5081573A (en) | Parallel processing system | |
US4179734A (en) | Floating point data processor having fast access memory means | |
US4228498A (en) | Multibus processor for increasing execution speed using a pipeline effect | |
US3670956A (en) | Digital binary multiplier employing sum of cross products technique | |
GB1585284A (en) | Cpu/parallel processor interface with microcode extension | |
US6009450A (en) | Finite field inverse circuit | |
US4065666A (en) | Multiply-divide unit | |
US3001708A (en) | Central control circuit for computers | |
Senzig et al. | Computer organization for array processing | |
Frankovich et al. | A functional description of the Lincoln TX-2 computer | |
JPH0330905B2 (enrdf_load_stackoverflow) | ||
US5912904A (en) | Method for the production of an error correction parameter associated with the implementation of modular operations according to the Montgomery method | |
CN101923459A (zh) | 一种用于数字信号处理的可重构乘加算数运算单元 | |
US4685077A (en) | Data processing apparatus having binary multiplication capability | |
JPH0421908B2 (enrdf_load_stackoverflow) | ||
JPH05324694A (ja) | 再構成可能並列プロセッサ | |
KR100315303B1 (ko) | 디지탈 신호 처리기 | |
KR100251547B1 (ko) | 디지탈신호처리기(Digital Sgnal Processor) | |
EP0055124B1 (en) | Digital multipliers | |
KR100297544B1 (ko) | 디지탈신호처리기 | |
JP2859645B2 (ja) | ベクトル処理システム | |
CA1109164A (en) | Floating point data processor |