JPH0324736U - - Google Patents

Info

Publication number
JPH0324736U
JPH0324736U JP8427889U JP8427889U JPH0324736U JP H0324736 U JPH0324736 U JP H0324736U JP 8427889 U JP8427889 U JP 8427889U JP 8427889 U JP8427889 U JP 8427889U JP H0324736 U JPH0324736 U JP H0324736U
Authority
JP
Japan
Prior art keywords
unit
digital multiplexing
channel
detection circuit
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP8427889U
Other languages
English (en)
Japanese (ja)
Other versions
JPH083078Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP8427889U priority Critical patent/JPH083078Y2/ja
Publication of JPH0324736U publication Critical patent/JPH0324736U/ja
Application granted granted Critical
Publication of JPH083078Y2 publication Critical patent/JPH083078Y2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Time-Division Multiplex Systems (AREA)
JP8427889U 1989-07-17 1989-07-17 デジタル多重化装置におけるａｉｓ送出回路 Expired - Fee Related JPH083078Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8427889U JPH083078Y2 (ja) 1989-07-17 1989-07-17 デジタル多重化装置におけるａｉｓ送出回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8427889U JPH083078Y2 (ja) 1989-07-17 1989-07-17 デジタル多重化装置におけるａｉｓ送出回路

Publications (2)

Publication Number Publication Date
JPH0324736U true JPH0324736U (cs) 1991-03-14
JPH083078Y2 JPH083078Y2 (ja) 1996-01-29

Family

ID=31632633

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8427889U Expired - Fee Related JPH083078Y2 (ja) 1989-07-17 1989-07-17 デジタル多重化装置におけるａｉｓ送出回路

Country Status (1)

Country Link
JP (1) JPH083078Y2 (cs)

Also Published As

Publication number Publication date
JPH083078Y2 (ja) 1996-01-29

Similar Documents

Publication Publication Date Title
JPH0324736U (cs)
JPS5836445U (ja) デ−タ選択回路
JPS58124895U (ja) アラ−ム信号保持回路
JPS5861540U (ja) シリアル−パラレル変換回路
JPS61334U (ja) トライステ−トゲ−ト素子チツプ
JPH0216617U (cs)
JPS5920355U (ja) アドレスバス監視回路
JPS5953455U (ja) 表示コントロ−ラ
JPS5897799U (ja) サンプリングホ−ルド回路
JPS6374800U (cs)
JPS58191769U (ja) 同期信号切換回路
JPS59118036U (ja) デ−タ入力回路
JPS60164258U (ja) デ−タ転送制御装置
JPS6062101U (ja) シ−ケンス制御回路
JPS6020655U (ja) 非同期バス結合方式コンピユ−タシステムの異常監視装置
JPS61103969U (cs)
JPS61143345U (cs)
JPS60110898U (ja) ブザ−駆動回路
JPS60649U (ja) マルチｃｐｕシステムの同期装置
JPS6013591U (ja) 表示制御回路
JPS59122632U (ja) 情報収集装置
JPS60119158U (ja) 入力信号断検出装置
JPS6112105U (ja) 表示装置
JPS6392971U (cs)
JPS5871942U (ja) 電源制御用キ−ホルダ

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees